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Abstract
With the downscaling of the Complementary Metal-Oxyde Semiconductor (CMOS) tech-
nology, designing dense and energy-efficient system-on-chip is becoming a real chal-
lenge. Reducing the CMOS transistor size faces up to manufacturing constraints leading
to many issues. Regarding the energy, a significant increase of the power density and dis-
sipation obstructs further improvement in performance. The increase of the leakage cur-
rent leads to a significant growth of the static energy consumption in current integrated
systems. Embedded volatile memories, such as Static Random Access Memory (SRAM)
and Dynamic Random Access Memory (DRAM), occupy a predominant part of the total
silicon area in those systems-on-chip. As a result, a significant proportion of total power
is spent into memory systems. In the past two decades, alternative memory technolo-
gies have emerged with attractive characteristics to mitigate the aforementioned issues.
Among these technologies, Magnetic Random Access Memory (MRAM) is a promising
candidate as it combines simultaneously high density and very low static power con-
sumption while its performance is competitive compared to SRAM and DRAM. More-
over, MRAM is non-volatile. This capability, if present in embedded memories, has the
potential to add new features to enhance energy efficiency and reliability. In this thesis,
an area, performance and energy exploration of embedding the MRAM technology in the
memory hierarchy of a processor architecture is investigated. A first fine-grained explo-
ration was made at cache level for multi-core architectures. A second study evaluated
the possibility to design a non-volatile processor integrating MRAM at register level. Fi-
nally, within the context of low power applications for the internet of things, some new
features brought by these emerging memory technologies were studied.
Keywords: Magnetic Random Access Memory (MRAM), non-volatility, processor, mem-
ory hierarchy
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Résumé
De par la réduction continuelle des dimensions du transistor CMOS, concevoir des sys-
tèmes sur puce à la fois très denses et énergétiquement efficients devient un réel défi.
Réduire la dimension du transistor CMOS est sujet à de fortes contraintes de fabrication,
entraînant de nombreuses problématiques. Pour l’aspect énergétique, une augmenta-
tion importante de la puissance dissipée par unité de surface freine l’évolution en per-
formance. Ainsi l’augmentation des courants de fuite entraîne une augmentation de
l’énergie statique des systèmes intégrés considérés. Notons que les mémoires embar-
quées volatiles telles que la SRAM et la DRAM occupent une part prédominante de la
surface silicium de ces systèmes sur puce. C’est la raison pour laquelle une partie sig-
nificative de la puissance totale consommée dans les circuits actuels provient des com-
posants mémoires. Ces deux dernières décennies, de nouvelles mémoires non volatiles
sont apparues possédant des caractéristiques pouvant aider à résoudre ces problèmes.
Parmi ces nouvelles technologies mémoires, la MRAM (mémoire magnétique) est une
candidate avec un fort potentiel, elle permet d’allier une forte densité d’intégration et une
consommation d’énergie statique quasi nulle, tout en montrant des performances compa-
rables à la SRAM et à la DRAM. De plus, la MRAM a la capacité d’être non volatile. Ceci
est particulièrement intéressant pour l’ajout de nouvelles fonctionnalités afin d’améliorer
l’efficacité énergétique ainsi que la fiabilité. Ce travail de thèse a permis de mener une
exploration en surface, performance et consommation énergétique de l’intégration de la
MRAM au sein de la hiérarchie mémoire d’une architecture de processeur. Une pre-
mière exploration fine a été réalisée au niveau mémoire cache pour des architectures
multicœurs. Une seconde étude a permis d’évaluer la possibilité d’intégrer la MRAM
au niveau registre pour la conception d’un processeur non volatile. Enfin, dans le cadre
d’applications électroniques embarquées faible consommation pour les objets connectés,
de nouvelles fonctionnalités que peuvent apporter ces technologies ont été étudiées.
Mots clés : MRAM, non volatilité, processeur, hiérarchie mémoire
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1INTRODUCTION
1.1 Context
Intensive investigations are underway to resolve the most critical problem of current
nano-electronic systems: energy efficiency. Major issues encountered in today’s Integrated
Circuits (ICs) include high leakage current, performance saturation, increased device
variability and process complexity. For battery-powered applications, energy consump-
tion is unquestionably the most critical metric. In dynamic mode, fast switching at low
power is targeted. In static mode, low leakage power is desired. Current systems embed
volatile devices such as flip-flops, Static Random Access Memory (SRAM) and Dynamic
Random Access Memory (DRAM), which lose information when powered off. Circuit
design techniques, such as clock and power gating, are currently used to reduce the
power consumed during standby mode. Although these techniques can reduce the con-
sumption of static energy, it is not so easy to manage the total power consumption. First,
System-On-Chips (SoCs) are becoming more and more complex with the increasing num-
ber of transistors per die. Regarding on-chip memories, as they are mostly volatile, sev-
eral power modes are required such as active, standby, retention, deep sleep and power
down for various application demands [2]. The possibility of integrating Non-Volatile
Memory (NVM) would greatly facilitate the power-saving techniques implementation.
One possible way to overcome the energy efficiency issue is non-volatile SoC using
non-volatile devices. In this case, a complete power down is possible with no loss of
data or logic states. A promising candidate for non-volatile SoCs is magnetic memory
(MRAM) based on Magnetic Tunnel Junction (MTJ) component. Both academia and
industry regard MRAM as a suitable technology to become a universal memory as it
combines low leakage, high density and has low access time compared to other existing
and emerging NVMs such as flash, Phase-Change Random Access Memory (PCRAM) or
Resistive Random Access Memory (ReRAM). However, despite the many attractive fea-
17
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tures of MRAM, two challenges are still under intensive investigation. First, MTJ switch-
ing requires a significant amount of current. Second, even if MTJ is orders of magnitude
faster than conventional NVM, e.g. flash or embedded flash, it is slower than typical 6-
transistor-based SRAM, especially for write operations. However, Toshiba recently pub-
lished very encouraging results [3] on a perpendicular MTJ technology with an access
time of 3ns and read/write bit energy that is almost equivalent to SRAM. MRAM has at-
tracted many researchers, and many studies have been conducted to evaluate integration
of MRAM in the memory hierarchy of processor architecture.
1.2 Thesis objectives and contributions
1.2.1 Objectives
Within the context introduced above, the global objective of this thesis is to explore how
MRAM can improve the overall performance of a SoC, according to the three metrics
speed/energy/area, by integrating it at different level in the memory hierarchy (Figure
1.1). This thesis focus on processor architecture.
Figure 1.1: Memory hierarchy
Although it combines attractive features such as low leakage power and non-volatility,
MRAM suffers from both high write latency and energy, which need to be mitigated if
integration at deep level in a SoC is desired, e.g. at register level. This thesis does not
18
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propose any techniques or optimizations at device, circuit or architecture level to ad-
dress the drawbacks of MRAM. Instead, this work aims at setting up a fine-grain explo-
ration flow to evaluate MRAM considering its current characteristics. In addition to the
speed/energy/area/exploration, investigation on the potential new features that MRAM
can bring into SoCs thanks to the non-volatility is also part of the objectives.
1.2.2 Contributions
As part of the contributions, this work explored use of MRAM into the memory hierarchy
of processor architecture at register, cache and main memory levels. The impact in terms
of performance, energy and area has been analyzed and new computing paradigms en-
abled by the non-volatility of MRAM has been studied. The main contributions of this
thesis are:
1. Development of a fine-grain exploration flow to evaluate NVM-based cache thanks
to:
• a modified version of the gem5 simulator to model asymmetric read/write
latencies
• the extraction of important information on the memory hierarchy activity:
read/write ratio, dynamic/static energy ratio, miss rate, bandwidth
2. Performance/energy/area evaluation of both L1 and L2 caches based on STT-MRAM
3. Performance/energy/area evaluation of L2 cache based on TAS-MRAM
4. Validation on a full 32-bit RISC embedded processor of:
• the possibility to save/restore the complete state of a processor (instant-on/off )
• the possibility to restore a previous valid state of the processor (rollback), for
instance in the case of an execution error.
5. Analysis of a non-volatile processor with instant-on/off and rollback capabilities:
• Analysis of the architectural changes
• Analysis of the impact in terms of performance and energy
1.3 Thesis organization
To have a clear overview of the thesis organization, a diagram is given in Figure 1.2.
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Figure 1.2: Thesis organization
Following this introduction, Chapter 2 gives basics on spintronics and describes the
Physics of MRAM technology. Then, existing MRAM technologies are reviewed.
Chapter 4 examines integration of MRAM at cache level into the memory hierarchy
of multi-core architecture. First of all, previous studies on MRAM-based cache are re-
viewed. Afterwards, an exploration flow to evaluate MRAM-based cache memory in
terms of speed, energy, and area is described. Finally, a full exploration of MRAM-based
cache at both circuit and architecture levels is reported.
Chapter 4 studies the possibility to have a non-volatile processor thanks to MRAM-
based registers, within the context of low-power applications related to the internet of
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things. Firstly, an overview of the previous works on non-volatile logic circuits is given.
Secondly, this chapter introduces two features when using non-volatile registers into a
processor: instant-on/off and rollback. Thirdly, performance and energy consumption of
such a non-volatile processor are estimated.
Chapters 5 and 6 respectively conclude this work and give an insight on perspectives.
1.4 Company supporting this thesis
The work carried out during this thesis was funded by Crocus Technology [4], a company
which develops and supplies magnetic sensors and embedded memory solutions de-
signed with Magnetic Logic Unit (MLU) technology based on Thermally Assisted Switch-
ing MRAM (TAS-MRAM). Due to its proprietary MLU technology, Crocus’ magnetic
sensors bring significant advantages to industrial, consumer electronics and automotive
applications requiring high sensitivity, high temperature, low-noise and low-cost. MLU’s
distinguishing properties for enabling speed and endurance afford new levels of robust-
ness to Crocus’ embedded memory solutions aimed at the Internet of Things (IoT) and
security applications. Crocus is headquartered in Santa Clara, California, and has offices
in Grenoble and Rousset, France. It co-owns Crocus Nano Electronics, a Russian-based
advanced magnetic semiconductor manufacturing facility.
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2.1 Introduction
For information processing, electronics use a fundamental property of the electron: its
electric charge. In the 1980s, discoveries on the spin-dependent electron transport phe-
nomena gave birth to what is known today as spintronics [5]. Spintronics is a new
paradigm for information storage and logic operation using another fundamental prop-
erty of the electron: the spin. In this new technology, this is the electron spin that carries
information instead of the electron charge. Use of spin as information is currently based
on the orientation of a spin ("up" or "down") relative to a reference (e.g. magnetic ori-
entation of a ferromagnetic film). The detection of the relative orientation of the spin
is performed using the spin-dependent electron transport properties of semiconductor-
ferromagnet interfaces. Compared to semiconductor devices, spintronics-based devices
are expected to be faster, more energy efficient and denser, with the capability of non-
volatile data storage.
This chapter gives the basics of spin-based electronics by presenting the main discov-
eries related to spin interactions with the magnetic properties of a material. In addition,
an insight into the spintronic applications is given with a specific focus on memory de-
vices.
The rest of the chapter is organized as follows: Section 2.2 presents the major phe-
nomena related to spin interactions in solid-state devices. Then, the basic element to
build magnetic memories is introduced. Section 2.3 reviews existing MRAM technolo-
gies. Section 4.6 concludes this chapter.
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2.2 Basics
2.2.1 Magnetoresistance effect
In a conducting solid, the mean velocity of the electron is proportional to the electric
field. This can be described as v = µ · E, where v is the mean electron velocity, µ is the
electron mobility (dependent on the material), and E is the electric field. The presence
of magnetic field affects the electron transport through the Lorentz force, which can be
described as F = ev · B, where e is the electron charge, and B the magnetic induction.
As a result, the resistance of the material varies applying a magnetic field: this is the
Magnetoresistance (MR) effect. This effect (referred as anisotropic magnetoresistance)
was first discovered by William Thomson in 1856. Few years later, researchers would
discover two more pronounced MR effects known as the giant magnetoresistance and the
tunnel magnetoresistance. The rest of this section will describe these three MR effects.
Anisotropic magnetoresistance
William Thomson discovered the Anisotropic Magnetoresistance (AMR) through exper-
iments on iron and nickel. He observed a variation of the electrical resistance when an
external magnetic field is applied. The electron scattering (i.e. electrons are deviated from
their original trajectory) rate is affected depending on the direction of the field. When the
magnetization is perpendicular to the current direction, the electron scattering is smaller,
whereas when the magnetization is parallel to the current direction, the electron scatter-
ing is larger. Figure 2.1 illustrates the AMR effect resulted by the interaction between the
magnetization (green arrows in the figure) and the electron spin. Electrons whose spin is
in the opposite direction of the magnetization (white spheres in the figure) are scattered
more than electrons whose spin is parallel with the magnetization (red spheres in the
figure). In ferromagnetic materials, AMR affects the resistance in the order of a few per-
cent. However, in the late 1970s, it was sufficient to successfully develop AMR sensors to
replace inductive sensors as the read head in hard-disks.
Giant magnetoresistance
In the late of 1980s, two groups of researchers, led by Albert Fert and Peter Grünberg,
independently discovered the Giant Magnetoresistance (GMR) effect in structures alter-
nating ferromagnetic (FM) and non-magnetic (NM) layers. The group of A. Fert investi-
gated the MR of thirty to sixty stacked Fe/Cr structures and observed almost a factor of
2 between the resistivities at zero field and in the saturated state, respectively [7] (Figure
2.2). On the other hand, the group of P. Grünberg studied the MR of a simple Fe/Cr/Fe
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Figure 2.1: Magnetoresistance effect [6]
structure and noticed that an anti-parallel alignment of the magnetization of the Fe layers
increases the electrical resistivity, much more than AMR effect.
Figure 2.2: Giant magnetoresistance: experiment results on N stacked Fe/Cr structures
with N = 30, 35 and 60 at 4.2K [7]
Grünberg and his group explained this effect by spin-flip scattering, as shown in Fig-
ure 2.3. When the spin of the electrons is parallel to the direction of magnetization of the
FM layer, the electrons are weakly scattered and the FM layer shows a small resistance.
On the other hand, when the spin of the electrons is anti-parallel to the direction of mag-
netization of the FM layer, the electrons have a strong scattering and the FM layer shows
a large resistance.
With no external magnetic field, the FM/NM/FM structure shows an anti-ferromagnetic
behavior (i.e. the magnetization of the FM layers are in opposite direction). In such struc-
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Figure 2.3: Giant magnetoresistance effect [6]
ture, both the spin-up electrons and the spin-down electrons will have a strong scatter-
ing since they will necessary cross a layer with a magnetization anti-parallel to the spin.
When an external magnetic field is applied, both FM layers are aligned in the same di-
rection. As a result, the electrons whose the spin is parallel to magnetization of the FM
layers will be weakly scattered. In this case, the electrical resistivity is lowered compared
to the anti-parallel configuration of the structure.
The material has a resistance consisting of two resistances in parallel. One resistance
for the spin-up electrons and on resistance for the spin-down electrons. If we consider
R↓ as the resistance of a FM layer with weak scattering, and R↑ as the resistance of a
FM layer with strong scattering, then the total resistance of the parallel (anti-parallel)
configuration of the structure can be given by the equation 2.1 (equation 2.2):
Rp = (2 ·R↓) ‖ (2 ·R↑)
= 2 ·R↑ ·R↓
R↑ +R↓
(2.1)
Rap = (R↑ +R↓) ‖ (R↓ +R↑)
= R↑ +R↓2
(2.2)
Therefore, the difference in resistance between the two configurations is given by the
equation 2.3:
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∆R = Rp −Rap
= −12
(R↑ −R↓)2
R↑ +R↓
(2.3)
Tunneling magnetoresistance
Tunneling Magnetoresistance (TMR) is a phenomenon first discovered by Tedrow and
Meservey in 1970 [8]. They observed that the tunneling electrons through junctions be-
tween very thin superconducting aluminum layers and ferromagnetic nickel layers is
spin dependent. In 1975, Michel Jullière studied the conductance of two ferromagnetic
layers separated by a thin insulator [9]. He measured the tunneling conductance depen-
dence on voltage at 4.2K. He observed on a Fe/Ge-O/Co structure a relative resistance
change of 14% at zero bias, and 2% when the voltage bias is increased at 6mV.
Unlike GMR which is related to electron scattering, TMR relies on the spin polar-
izations of the conduction electrons. In a parallel configuration of the material, elec-
trons whose spin is parallel to the direction of the magnetization of the layers will tunnel
through the barrier, whereas electrons whose is anti-parallel will be filtered. In an anti-
parallel configuration of the structure, both spin-up and spin-down electron flows are
reduced, resulting in a large resistance.
Jullière measured the conductance ratio, which is known today as the TMR ratio given
by the equation 2.4, where P1 and P2 are the spin polarizations of the two ferromagnetic
layers:
TMR = ∆R
Rp
= Rap −Rp
Rp
= 2 · P1 · P21− P1 · P2
(2.4)
In 1995, Terunobu Miyazaki and Nobuki Tezuka reported a TMR ratio of 2.7% at
room temperature in a NiFe/Al2O3/Co structure [10]. In the same year, Moodera et
al. observed the first giant TMR ratio of 11.8% in a Al2O3-based junction at room tem-
perature [11]. Since 2004, junctions based on a Al2O3 barrier have reached a TMR ratio
of 70% [12]. However, the breakthrough regarding the TMR ratio will come with bar-
riers based on the MgO. In 2001, Butler et al. and Mathon and Umersk theoretically
predicted that a giant TMR ratio higher than 1000% could be obtained in fully epitaxial
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Fe(001)/MgO(001)/Fe(001) structure [13, 14]. In 2008, experimental TMR reached 600%
at room temperature in a CoFeB/MgO/CoFeB junction [15].
The TMR effect have raised a great interest to design spintronic devices. Figure 2.4
summarizes the evolution of the magnetoresistance ratio and the device applications.
The following section will describe the magnetic tunnel junction as a data storage unit.
Figure 2.4: Magnetoresistance ratio evolution [16]
2.2.2 Magnetic tunnel junction
A MRAM bit is a MTJ consisting of two ferromagnetic layers separated by a thin insulat-
ing barrier. The information is stored as the magnetic orientation of one of the two layers,
called the free layer (FL) or storage layer. The other layer, called the reference layer or
fixed layer (RF), provides the fixed reference magnetic orientation required for reading
and writing. The TMR effect causes MTJ resistance to depend significantly on the relative
orientation of the two magnetic layers: the antiparallel state provides much larger resis-
tance than the parallel state. It enables the magnetic state of the FL to be sensed thanks to
a current flowing through the MTJ. Hence, stored information can be read. Five methods
have been proposed to switch the orientation of the FL: toggle [17], Thermally Assisted
Switching (TAS) [18], Spin Transfer Torque (STT) [19], voltage-induced switching and the
most recent method is called Spin Orbit Torque (SOT) [20].
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2.3 Magnetic Random Access Memory Technologies
2.3.1 Conventional
A conventional MRAM, shown in Figure 2.5, uses a simple way to program the MTJ
where sufficient magnetic field is generated thanks to a combination of two current flows
applied simultaneously through a row and a column of an MTJ array. Two problems
arose with this method. First, large current is needed to generate sufficient magnetic
field to reverse the magnetization of the FL. Second, this approach suffers from selectivity
problem: some of the bits sharing the same row or column of the cell being programmed
might be exposed to sufficient magnetic field and be switched unintentionally. This effect
is one consequence of process variability. The magnetic field necessary to reverse the
magnetization is not exactly the same for all the bits [21].
Figure 2.5: Conventional MRAM [22]
2.3.2 Toggle
This technology is currently commercialized by Everspin [23]. Figure 2.6 illustrates a
standard toggle MRAM MTJ. A Complementary Metal-Oxyde Semiconductor (CMOS)
access transistor provides a current through the MTJ needed for the read operation. Each
MTJ is located at the intersection of two conductive lines, IWORD and IBIT in Figure 2.6.
Toggle MRAM was proposed to deal with the selectivity problem observed in the stan-
dard MRAM. The toggle MRAM adds a second FL and an anti-ferromagnetic coupling
layer above the first FL, as shown in Figure 2.6. In addition, a specific timing sequence of
the write-current pulses, shown in Figure 2.7, is used to switch only the MTJ at the inter-
section of the conductive lines. These changes improve the stability of the magnetic ori-
entation of the bit cell and avoid the selectivity issue. Unlike other MRAM technologies,
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the toggle MRAM scheme does not drive the bit cell to a predetermined state, instead
it always reverses the current magnetization of the FL. As a result, a read of the current
state of the MTJ is required before a write if the opposite state is desired.
Figure 2.6: Toggle MRAM [22]
The toggle MRAM has certain limitations. Although it resolves the selectivity issue
of the conventional MRAM, it still needs a significant amount of current to switch the
bit cell, thereby limiting the upper bound of the write speed. Moreover, the amount of
current needed for writing remains almost the same even when the size of the bit cell is
reduced. Consequently, the selectivity issue can appear again when scaling the MTJ. In
addition, as the switching current does not shrink scaling the technology node, the area
of the peripheral circuits of the MTJ array also remains the same, thus limiting the density
[21]. Toggle MRAM is not predicted to be suitable at nodes less than 90 nm.
Figure 2.7: Toggle write sequence [22]
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2.3.3 Thermally assisted switching
The aim of the TAS concept was to improve the downsize scalability of MRAM. The
concept was developed by the SPINTEC laboratory and TAS-MRAM is currenly com-
mercialized Crocus Technology. As shown in Figure 2.8, TAS-based MTJ uses an anti-
ferromagnetic layer (low TB in Figure 2.8) to block the magnetic orientation of the FL un-
der a threshold temperature. To switch the bit cell, a select transistor provides a flow of
current to heat the MTJ above the blocking temperature thereby enabling storage of new
information thanks to application of a magnetic field. Heating the FL allows TAS-MRAM
to use a smaller magnetic field and hence less current than toggle MRAM to write the bit
cell, since a single conductive line is sufficient to generate the required magnetic field.
Blocking the FL’s state using a coupling anti-ferromagnetic layer also significantly im-
proves data stability, even scaling the technology node. As a result, TAS-MRAM makes it
possible to reduce the switching energy while ensuring excellent data retention. This new
method also solves the selectivity issue, since the MTJ has to be heated before writing.
Figure 2.8: MTJ structure of TAS-MRAM [18]
Figure 2.9 shows a complete TAS write operation. Assuming the MTJ stores a “0” state
(parallel state), the first step in the TAS method is to heat the FL by flowing a current
through the MTJ to reach the blocking temperature (heating step in Figure 2.9). The
second step is to generate an external magnetic field to switch the FL while heating the
MTJ (switching step in Figure 2.9). Once the FL switches to the “1” state, the CMOS
transistor responsible for the heating process is switched off whereas the MTJ remains
under the external magnetic field (cooling step in Figure 2.9).
Crocus technology designed another implementation of TAS-based MTJs, called MLU
[25], in which the reference layer (RL) is replaced by a self-reference layer (SRL). As a re-
sult, the SRL can easily be switched by applying an external magnetic field because the
magnetic orientation of the SRL is not fixed like that of the RL, as shown in Figure 2.10.b.
While the write scheme remains the same, the read operation is quite different. In this
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Figure 2.9: Thermally assisted switching MRAM [24]
case, reading consists of two steps: the MTJ resistance is measured while the magnetiza-
tion of the SRL is set in one direction. The MTJ resistance is then measured again when
the magnetization of the SRL is reversed to the opposite direction. The resistance varia-
tion between the two measurements provides information about the magnetization of the
FL. The new approach increases the read time, but tolerance to process variation is clearly
improved since each bit cell is self-referenced. Moreover, this approach significantly re-
duces reading errors. Usually, the two resistance states need to be well separated, which
can lead to manufacturing problems when scaling the technology node. For MLU, using
the difference in the two states for reading is not sensitive to this manufacturing problem.
The innovative MLU concept also leads to another interesting feature: the device can
also act as an exclusive-OR logic gate (XOR). Assuming that the two magnetic layers are
the inputs and the MTJ’s resistance is the output, the truth table of a XOR logic gate can
be built (Figure 2.10.c). This makes MLU a particularly useful component of security
applications. An example of application introduced by Crocus technology is the match-
in-place [25], shown in Figure 2.11. If the current direction applied on the field line during
a read operation is considered as an information input, the device can use its XOR logic
capability to compare in situ the data stored in memory with the input and control if
there is a match or a mismatch comparing the output resistance with a reference. Other
possible applications of MLU are: content-addressable memory, NOR-MRAM, NAND-
MRAM [24].
Although the structure of TAS-MRAM means it has better scalability than toggle
MRAM, TAS-MRAM needs a non-negligible time to complete its write operation due
to the heating/cooling processes. Moreover, since an external magnetic field is used to
switch the MTJ, the amount of current is still high, even if it is lower than for the toggle.
One possible way to reduce the switching energy is to combine the TAS method with the
STT effect. TAS-MRAM is expected to be scalable down to 45 nm [24]. However, the aim
of combining TAS with STT is to further improve scalability. The strongest advantage
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Figure 2.10: Magnetic Logic Unit: (a) Magnetic stack of TAS-MRAM (b) Magnetic stack
of MLU (c) Virtual XOR logic gate of MLU [24]
Figure 2.11: Match-in-place principle: (a) mismatch, (b) match
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of TAS-MRAM is its high thermal stability thanks to its MTJ structure. The latter allows
very good data retention, and good reliability against magnetic field disturbance [24].
2.3.4 Spin transfer torque
Spin Transfer Torque MRAM (STT-MRAM) appeared with the need to reduce the switch-
ing energy consumption of MRAM. Unlike the previous MRAM technologies, which use
an external magnetic field to program a bit cell, STT-MRAM write operations are based on
another physical phenomenon to switch the magnetic orientation of the FL called STT.
The idea is that the FL can be switched by direct transfer of the spin angular momen-
tum from spin-polarized electrons. In this way, a highly spin-polarized current flowing
through the MTJ causes a “torque” applied by the injected electron spins on the magneti-
zation of the FL. Applying sufficient current will cause sufficient torque to switch the bit
cell, thereby enabling information to be written. Figure 2.12 depicts the STT effect.
Figure 2.12: Spin transfer torque effect: (a) illustration of the transition from an antipar-
allel to a parallel state, and (b) the transition from a parallel to an antiparallel state
[19]
Figure 2.12.a shows the transition from an antiparallel to a parallel state. In this case,
electrons go through the fixed layer first, and the fixed layer acts as a polarizer. Thus,
electrons are spin-polarized in the magnetic orientation of the fixed layer. Once the insu-
lating barrier (MgO) is crossed, the spin-polarized electrons exert torque on the magneti-
zation of the FL until a magnetic orientation reversal occurs. A similar effect is depicted
in Figure 2.12.b for the transition from a parallel to an antiparallel state. In this case, elec-
trons go through the FL first. While the majority of the electrons will be spin-polarized in
the magnetic orientation of the FL, a minority of electrons will still be spin-polarized in
the opposite direction of the FL. These minority electrons will be reflected at the barrier
interface and will exert torque on the magnetization of the FL.
Two kinds of magnetization of the magnetic layers can be found in STT-MRAM: in-
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plane and perpendicular. In-plane magnetization is also used in toggle MRAM and
TAS-MRAM, in which the magnetic orientation is parallel to the plan of the MTJ, whereas
in perpendicular magnetization, the magnetic orientation is perpendicular to the plan of
the MTJ. Perpendicular STT-MRAM was introduced to further reduce the switching cur-
rent of the MTJ and to improve scalability.
State-of-the-art showed that STT-MRAM read access time is similar and sometimes
better than its SRAM equivalent [26, 27, 28]. Concerning write operations, despite the
fact that STT-MRAM considerably reduces switching energy compared to the previous
MRAM technologies, some limitations were observed. Some of them were mitigated or
eliminated while others still remain.
First, read and write operations use the same path, which can lead to unexpected
writes when reading is underway, particularly with advanced technology nodes. To mit-
igate this issue, a solution was proposed at device level designing a three-terminal dual-
pillar MTJ structure with two spatially and electrically independent ports for writes and
reads [29].
Second, the current needed to switch the MTJ from the parallel to the antiparallel state
(and vice-versa) is not symmetrical [30]. Switching from a parallel to an antiparallel state
requires more current than the reverse. This is because switching from an antiparallel to
a parallel state is performed by spin-polarized electrons going through the MTJ (majority
of the electrons), whereas switching from a parallel to an antiparallel state is performed
by reflected spin-polarized electrons (a minority of the electrons). A solution was also
proposed to eliminate this problem by adding a complementary polarizer [31, 32]. In this
proposed device, the MTJ has two pinned layers instead of one, with opposite magnetic
orientations. Depending on the information to write, the switching current will flows
through the corresponding pinned layer.
Third, STT-MRAM is confronted to scalability issue. When a STT-MRAM cell is
scaled, the thermal stability factor scales down linearly with the area, and can cause
unreliability due to retention failure [33]. Moreover, although its switching energy re-
mains low compared to Toggle and TAS-MRAM, STT-MRAM needs access transistor
sizes larger than the minimum size at advanced node (32 nm and below) [34], limiting
thus the memory density . This is an issue also for high performance applications which
require high write speed, since the switching current of STT-MRAM increases when the
write pulse width decreases.
2.3.5 Voltage Induced Switching
In order to improve the scalability and reduce the switching energy observed with STT-MRAM,
a voltage-controlled MTJ were proposed [35, 36, 37, 38, 39], also known as Magnetoelectric
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Random Access Memory (MeRAM). As shown in Figure 2.13, this approach uses voltage
rather than current to reverse the magnetization of the free layer thanks to the recently
demonstrated voltage-controlled magnetic anisotropy effect (VCMA) [40]. The free layer
has a magnetic anisotropy that can be changed by voltage. Hence, voltage-induced
switching of the magnetization can be performed modifying the magnetic anisotropy
of the MTJ. The voltage-controlled MTJ (VMTJ) structure uses materials commonly used
by previous MRAM technologies, thus maintaining manufacturability [35]. VMTJ has an
unipolar voltage-controlled behavior, i.e. switching is performed by set/reset voltages
of different amplitudes but same polarity, whereas STT-MRAM uses opposite current
polarities to switch the bit cell.
Figure 2.13: Voltage induced switching [35]
Since switching for VMTJ is performed via voltage, the barrier thickness can be in-
creased to reduce the parasitic conductance and hence the effect of current-induced torques
(i.e. STT effect). Moreover, a high TMR (greater than 100%) is possible allowing the read-
out of the magnetization of the free layer [41]. Although it is still at experimental level
and needs further improvements in the design, MeRAM is expected to improve the scal-
ability by eliminating the need for large currents, which is currently a real issue with
STT-MRAM for advanced technology nodes.
2.3.6 Spin orbit torque
Spin Orbit Torque MRAM (SOT-MRAM) is the most recent technology for MRAM. It was
developed to mitigate the issues observed in STT-MRAM. Contrary to STT-MRAM, this
new technique uses a three-terminal structure to separate the read and write paths, as
shown in Figure 2.14.b. The physical effect responsible for the reversal of magnetization
of the FL is not yet fully understood. According to some authors, the Rashba effect [42]
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or the spin Hall effect [43] could explain the switch in magnetization of the storage layer.
Figure 2.14: SOT-MRAM: (a) Conventional STT-MRAM (b) SOT-MRAM [44]
Unlike STT-MRAM, SOT-MRAM intrinsically separates the read and write paths and
allows symmetrical switching current between the two states of the MTJ. Hence, read
stability is improved, strongly reducing the possibility of a bit flip (the bit changes its
state) during a read operation. Also, designers can optimize the read and write sepa-
rately. On the other hand, SOT-MRAM has a bigger cell size than STT-MRAM because
of its three-terminal structure. As SOT-MRAM is a young technology compared to other
MRAM technologies, further research is needed to optimize the SOT-based MTJs. Like
MeRAM, a great potential is expected from this technology to reach same performance
as SRAM.
2.4 Conclusion
This chapter presented the main phenomena related to the MR effect, which lead to the
development of MRAM technology. As described above, a material consisting of alter-
nate FM and NM layers shows lowest electrical resistance when the magnetic moments
of the FM layers are aligned, and highest electrical resistance when they are anti-aligned.
Thus, it was observed that the transport of the electrons is spin-dependent due to in-
teractions between the electron spin and the magnetic properties of the material. This
discovery marked the beginning of spintronics. Advances on the MR effect allowed to
reach a ratio of more than 100% between the lowest and the highest resistance of a mate-
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rial. As a result, MRAM technologies emerged and intensive investigations are currently
underway to improve their performances. To have an overview of the differences be-
tween them, MRAM technologies reported above are summarized in Table 2.1. Due to its
voltage-controlled switching scheme, MeRAM needs a very low write current compared
to other MRAM technologies. Hence, very high scalability is expected. STT-MRAM
and SOT-MRAM show almost the same overall performance and are very good candi-
dates to be part of the memory hierarchy of SoCs. Unlike SOT-MRAM, first test chips
have already been developed for STT-MRAM. Compared to other MRAM technologies,
TAS-MRAM is the most reliable thanks to its MTJ structure which allows excellent ther-
mal stability, and then very good data retention.
The following chapters analyze integration of some MRAM technologies into the
memory hierarchy of processor architecture. Chapter 4 focus on multicore architecture
and evaluate MRAM in cache memory. Chapter 4 explore the benefits of having a non-
volatile processor including MRAM at register level.
Compared to other MRAM technologies, Toggle MRAM has a very high switching
energy and and its scalability is limited. Hence, it is not considered for the remaining
of this report. Although MeRAM and SOT-MRAM show very promising performance,
they are always at experimental level and need further development. On the contrary,
TAS-MRAM and STT-MRAM are quite mature since test chips already exist [45, 46, 47, 4].
Therefore, only these two technologies are considered for the next chapters.
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Technology Cell size (F 2) Access time Write current Endurance Maturity Advantages/Drawbacksread/write
Toggle MRAM 50 35 ns / 35 ns >30 mA 1015 Commercialized (+) Maturity(-) High power
[17, 22, 23]
TAS-MRAM <50 30 ns / 30 ns A few mA 1015 Test chip (+) Reliability(-) Access time
[4, 18, 24] [4]
STT-MRAM <50 2-20 ns / 2-20 ns 50 uA > 1016 Test chip (+) Low power(-) Reliability
[19, 30] [45, 46, 47]
MeRAM <10 <10 ns very low > 1016 Prototype (+) Low power(-) Maturity
[41, 48]
SOT-MRAM <50 A few ns <100 uA > 1016 Prototype (+) Low power(-) Maturity
[26, 44, 49]
Table 2.1: MRAM technologies
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3.1 Introduction
Since the advent of ICs, the number of transistor per die never stops increasing to reach
today several billion of transistors [50]. The decreasing size of the CMOS transistor has
made possible the fabrication of small devices able to run at high speed. On the other
hand, the power consumption of SoC has significantly increased due to the high density
of integrated components. As a result, current nanoelectronic systems are confronted
with heat issue because of the high power dissipation, which is a real obstacle to the
increase of the frequency. With the limit of the frequency scaling, a shift to parallel com-
puting has been observed to form the era of multi-core processors.
Regarding the three metrics speed/energy/area, memory is a key element for future
SoCs. Richard Sites, one of the fathers of computer architecture, said in his article entitled
"It’s the memory, Stupid!" [51]:
Across the industry, today’s chips are largely able to execute code faster than we
can feed them with instructions and data. . . The real design action is in memory
subsystems—caches, buses, bandwidth, and latency.
Since processing elements have to be fed with instructions and data from memories,
the latter plays an important role on the overall performance of the system. Furthermore,
an increasing trend of embedding more volatile memory in SoCs is observed. As shown
in Figure 3.1, memory systems occupy more than half of the die area. As a consequence,
a significant proportion of total power is spent on memory systems (Figure 3.2). The
predominant technology is SRAM, currently used for both cache memory and registers
because of its fast access time compared to other technologies. However, it consumes
more and more static energy due to the increase of the leakage current when decreasing
the technology node. This is a major issue to energy efficiency.
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Figure 3.1: SoC area repartition between logic and memory (from Semico Research Cor-
poration [52])
Figure 3.2: SoC energy repartition between logic and memory (from ITRS [53])
In the past two decades, alternative memory technologies have emerged with attrac-
tive characteristics to mitigate the aforementioned issues. Among these technologies,
MRAM is a promising candidate as it combines simultaneously high density and very
low static power consumption while its performance is competitive compared to SRAM
and DRAM.
This chapter presents a fine-grain exploration to evaluate the performance and energy
impacts of including MRAM in the memory hierarchy of processor architecture. The ex-
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ploration is discussed based on L1 and L2 cache memories. In the present study, useful
information about the memory traffic are extracted, such as the cache miss rate and the
cache bandwidth. This information is monitored over time to better understand the be-
havior of the workloads in terms of memory access. Hence, a clear vision of the influence
of these parameters on performance and energy is possible. In addition, a set of data
including the read/write ratio, the static/dynamic energy ratio and L1/L2 access ratio
are also extracted to better analyze the impact of the different read/write latencies, of the
high dynamic energy and of the low leakage of MRAM, thus enabling fine-grain analysis
of the performance and the total energy consumption of MRAM-based cache.
The rest of the chapter is organized as follows: Section 4.2 reviews the state-of-the-art
on MRAM-based cache memory. Section 3.3 describes the NVM exploration flow used in
this study to allow a fine-grain evaluation of including MRAM in the memory hierarchy
of processor architecture. Section 3.4 analyzes and compares both MRAM and SRAM
caches at circuit level. Section 3.5 explores MRAM-based cache at architecture level for
both L1 and L2 caches (L2 as last-level-cache). Section 4.6 concludes this chapter.
3.2 State-of-the-art review
Many studies have been conducted on integration of MRAM into the memory hierarchy
of single-core and multi-core architectures. All these studies explored a hybrid cache
hierarchy using SRAM and STT-MRAM technologies, but a few studies also explored
use of DRAM and PCRAM. Most of the studies evaluated the use of STT-MRAM for last-
level cache (Last-Level Cache (LLC)). A few authors explored MRAM for upper levels of
cache such as L1.
3.2.1 3D-stacking MRAM
Some authors studied the benefit of the 3D-stacking ability of MRAM combined with its
high density to evaluate 3D-processor architecture. They analyzed the performance and
energy impacts of having a MRAM-based LLC on top of a 2D-processor architecture. [54]
and [55] evaluated a 3D-stacked STT-MRAM-based L2 on top of a 2D-processor architec-
ture. Considering the same area constraint, use of MRAM in L2 results on a 89% and
73% total power reduction compared to a conventional L2 based on SRAM. [56] explored
three different memory hierarchy configurations with hybrid L2/L3 cache architectures
using MRAM, PCRAM and embedded DRAM in an 8-core processor considering a 3D
chip integration. Under the same area constraint and considering a 3-level cache hierar-
chy in which L1 is based on SRAM, results showed 18% IPC1 improvement and up to
1Instruction Per Cycle
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70% of total power reduction over a 3-level cache hierarchy based on SRAM only.
3.2.2 MRAM-based non-uniform cache architecture
Other authors explored non-uniform cache architectures (NUCA) using both SRAM and
MRAM in one cache level. [57] and [56] proposed a hybrid cache consisting of a large but
slow MRAM-based region and small but fast SRAM-based region. Using data migration
policies, the objective is to write mostly in the SRAM region (because it is faster) and to
read data from the MRAM region. In this way, performance degradation due to the high
write latency of MRAM can be mitigated. In addition, larger cache capacity is possible
thanks to the high density of MRAM. Simulation results of such a hybrid cache in L2
showed 55% of the total power reduction on average and 5% IPC improvement over a
SRAM L2 baseline. [58] proposed a hybrid SRAM/STT-MRAM cache architecture for
chip-multiprocessors. In addition, micro-architectural mechanisms were introduced to
reduce the number of writes in STT-MRAM regions. Considering an 8-core architecture,
use of this hybrid SRAM/STT-MRAM architecture in a shared L2 cache showed that
the overall power consumption is reduced by 37.1% and performance is improved by
23.6% on average compared with SRAM based static NUCA L2 cache under the same
area configuration.
3.2.3 Novel management policies for MRAM-based cache
Several cache management techniques have been proposed to mitigate the two main
drawbacks of MRAM (high write latency and high write energy). [59] proposed a novel
technique called early write termination (EWT). EWT aims at removing unnecessary
writes (i.e. writing same value) to reduce the write energy consumption in the cache.
Because MTJ does not switch gradually but abruptly at the end of a STT-based write,
this technique proposed to read the stored value during a write operation and to stop the
write if it is redundant. Considering a 4-core architecture, evaluation of the EWT tech-
nique on a shared L2 cache based on STT-MRAM shows that up to 80% of write energy
reduction can be achieved through EWT, resulting on 33% less total energy consump-
tion, and 34% reduction in energy-delay product compared to a STT-MRAM-based L2
cache without EWT. [55] introduces the read-preemptive write buffer technique in which
write buffers are used to mitigate the long write latency of MRAM. In addition, when
there is a conflict between a read (from the upper level cache) and a write (from the write
buffer), a read-preemptive policy gives priority to the read in order to prevent write op-
erations from blocking read operations due to the long write latency of writes. By using
the read-preemptive write buffer technique on a STT-MRAM-based L2, results showed
up to 9% of performance improvement and up to 67% of power reduction compared to
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SRAM-based L2. [28] proposed a similar technique called the obstruction-aware policy
(OAP) for cache management of a single-port STT-MRAM-based L3 (LLC). In addition
to preventing the delay of several read operations caused by a long write operation, OAP
can mitigate the performance degradation of the MRAM-based LLC while significantly
reducing total energy consumption thanks to the ultra-low leakage of MRAM. After
adopting OAP and considering 4-core system with an 8MB STT-RAM L3 cache, results
showed 14% performance improvement on average, and a reduction of 64% on the to-
tal L3 energy consumption. [60] proposed a new STT-MRAM cache architecture called
asymmetric write architecture with redundant blocks (AWARE) to reduce the average
cache write latency. This is done by taking advantage of the asymmetric write character-
istics of STT-MRAM. Use of this technique on a STT-MRAM-based L2 cache showed a
reduction of the average cache write latency by 30% over conventional STT-MRAM cache
design, at the cost of an increase of the cache write energy by 7%.
3.2.4 Other studies on MRAM-based cache
Among studies on MRAM-based cache, [61] evaluated the performance/energy impacts
of a STT-MRAM-based L2 when the retention time of the MTJ is reduced. Reducing the
retention time of the MTJ can reduce both switching energy and switching latency. 10+
years, 1s and 10ms retention times for STT-MRAM were explored. In addition, a cache re-
vive policy was proposed for the 10ms-retention-time-based STT-MRAM to refresh data
if necessary. Using this scheme on a L2 cache based on STT-MRAM showed an aver-
age 10− 12% improvement in performance compared to the traditional SRAM-based L2
cache design, while reducing the energy consumption by 60%. [62] proposed fine-grain
power gating on STT-MRAM peripheral circuits to further reduce the total energy con-
sumption of STT-MRAM-based LLC. The simlation results showed a reduction up to
80% of leakage power in state-of-the-art STT-MRAM LLC. [26, 44] made a first study
of using the new SOT-MRAM technology in caches. Both SOT-MRAM-based L1 and
L2 were explored and compared with SRAM-based and STT-MRAM-based caches. The
best configuration simulated was a hybrid combination of SRAM for the L1-Data-cache,
SOT-MRAM for the L1-Instruction-cache and L2-cache, which can reduce the energy con-
sumption by 60% while the performance increases by 1% compared to an SRAM-only
configuration. Although this work is close to the study presented in this chapter, some
important aspects on the architecture and the memory behavior were not taken into ac-
count for relevant analysis. First, the exploration were only made for a single-core archi-
tecture. It is also important to analyze the impact of having a multi-core architecture be-
cause critical information such as the memory bandwidth can significantly influence the
results (especially for a cache shared between the cores). Second, device and circuit-level
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information were mostly used to analyze performance and energy results at architecture
level. As proposed in this chapter, it is necessary to take into account the memory activity
of the cache, such as the miss rate and bandwidth since our results have demonstrated the
high influence of these parameters on the overall performance and energy consumption.
[63] also explored MRAM-based L1 cache (Data-Cache) using an advanced perpendicu-
lar STT-MRAM (ap-STT-MRAM) proposed in [64]. This work highlighted that the read
latency of STT-MRAM is the new bottleneck when it is used in upper level cache (i.e.
L1). After demonstrating the major performance penalty of replacing SRAM by STT-
MRAM in L1-Data cache, micro-architectural modifications by means of an intermediate
buffer placed between the processor and the L1-Data cache have been proposed to over-
come the read limitations of the STT-MRAM. In addition, appropriate data allocations
schemes coupled with code transformations and optimizations are performed to reduce
the performance penalty introduced by the STT-MRAM to extremely tolerable levels (8%)
compared to a SRAM L1-Data cache design.
3.2.5 Summary
Many works on MRAM-based caches point to the real interest of this memory technol-
ogy for future IC. The common trend in these studies was to take advantage of the non-
volatility, high density, low leakage, and 3D-stacking capability of MRAM while mitigat-
ing its drawbacks, which are high write energy and latency. Results showed that for large
cache capacity (e.g. LLC), systems can significantly benefit from the high density and the
ultra-low leakage of MRAM. For write intensive workloads, cache management needs to
be optimized to mitigate the high write energy and latency of MRAM. The energy and
area gains of MRAM-based cache can be potentially important not only at circuit level
but also at system level. [65] showed that for the big.LITTLE system [66], the L2 cache
area is about 40% and 30% of the total area of the cortex-A7 cluster (4-core) and of the
cortex-A15 cluster (4-core), respectively. An energy evaluation showed that cache energy
consumption (including L1 and L2) represents around 50% and 25% of the total energy
consumption of the cortex-A7 cluster and the cortex-A15 cluster, respectively, when only
one core is active.
Table 3.1 gives a summary of previous studies on MRAM-based cache. Although they
evaluated many architectures when including MRAM into cache, these works did not
analyzed the influence of the memory traffic on the overall performance and energy con-
sumption of MRAM-based cache. In this chapter, the repercussion of many parameters
(read/write ratio, static/dynamic energy ratio, ratio of the number of accesses between
different levels of cache, cache miss rate, cache bandwidth) on MRAM-based cache is
investigated.
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Reference Number of cores Cache hierarchy Architectures & techniques Main results
[54] 1 SRAM 16kB L1, STT-MRAM 16MB L2 3D-stacking 89% total L2 power reduction
baseline: SRAM 4MB L2
[55] 8 SRAM 16kB L1, shared STT-MRAM 8MB L2
3D-stacking 9% performance improvement+
baseline: shared SRAM 2MB L2 read-preemptive write buffer 67% total L2 power reduction
[56] 8 SRAM 32kB L1, SRAM 256kB L2, STT-MRAM 4MB L3 Direct 5% performance improvement
baseline: SRAM 1MB L3 replacement 65% total L3 power reduction
[57] 1 SRAM 32kB L1, hybrid SRAM/STT 4MB L2
Hybrid cache 5% IPC improvement+
baseline: SRAM 4MB L2 data migration policies 55% total L2 power reduction
[58] 8 SRAM 16kB L1, shared hybrid SRAM-512kB/STT-12MB L2
Hybrid cache 23.6% performance improvement+
baseline: shared SRAM 2MB L2 micro-architectural mechanisms 37.1% total L2 power reduction
[59] 4 SRAM 32kB L1, shared STT-MRAM 16MB L2 Early Write Termination 33% total L2 power reduction
baseline: shared STT-MRAM 16MB L2 without EWT techniques (EWT techniques) 34% energy-delay reduction
[28] 4 SRAM 32kB L1 & 256kB L2, shared STT-MRAM 8MB L3 Obstruction Aware Policy 14% performance improvement
baseline: shared SRAM 8MB L3 (OAP techniques) 64% total L3 power reduction
[60] 1 SRAM 32kB L1, STT-MRAM 4MB L2 AWARE techniques 30% average write latency
baseline: STT-MRAM 4MB L2 without AWARE techniques reduction
[61] 4 SRAM 32kB L1, shared STT-MRAM 4MB L2
Retention time 12% performance improvementwrite latency/energy
baseline: shared SRAM 1MB L2 trade-off 60% total L2 power reduction
[62] 2 SRAM 32kB L1, shared STT-MRAM 1MB L2 Power-gating 80% leakage power
baseline: shared SRAM 512kB L2 reduction
[26, 44] 1 SRAM 32kB L1-D, SOT-MRAM 32kB L1-I, SOT-MRAM 512kB L2 Direct 1% performance improvement
baseline: SRAM 32kB L1-I & L1-D, SRAM 512kB L2 replacement 60% energy reduction
[63] 1 SRAM 32kB L1-I, STT-MRAM 64kB L1-D, SRAM 2MB L2
Very Wide Buffer 8% performance+
baseline: SRAM 64kB L1-D optimizations penalty
Table 3.1: MRAM-based cache: state-of-the-art review
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3.3 Non-volatile memory exploration flow
3.3.1 Overview
As already mentioned, MRAM has attractive features such as low leakage, high density,
and non-volatility. However, MRAM still suffers from high write latency and high write
energy. To evaluate the impact of including MRAM in the memory hierarchy of processor
architecture, an exploration flow based on both circuit-level and architecture-level tools is
needed. A circuit-level tool needs to provide characteristics of a complete memory circuit
(i.e. including data array and peripheral circuits). An architecture-level tool simulates a
complete processor-based system with its memory hierarchy. For area, performance, and
energy evaluations, the minimum information required is:
• Circuit-level requirements: access latency, access energy, static power, area.
• Architecture-level requirements: execution time of the simulated applications, amount
of memory transactions for each level of the memory hierarchy.
Another important point is that the flow needs flexibility (i.e. extension or modifications
should be possible) to make it possible to model any kind of architecture.
In this section, we propose an exploration flow based on gem5 [67], a processor ar-
chitecture simulator widely used by the research community. gem5 is able to simulate a
complete processor-based system with devices and operating system in full system mode
(i.e. nothing is emulated). The use of gem5 makes it possible to define the total processor
system architecture, including memory hierarchy specifications: cache size, cache and
main memory latencies, etc. Execution time and memory transactions can be extracted
for a given application, i.e. cache read/write accesses including cache hits and misses. In
addition, the cache miss rate, the cache miss latency, and the memory bandwidth can be
monitored over time to better understand the activity of the memory. Hence, a fine-grain
analysis of performance and energy results for each simulated workload is possible.
Using gem5 is a judicious choice for processor architecture researchers for three main
reasons. First, it is open source. Second, it is a community-supported tool, i.e. exten-
sion of this tool is done by gem5 users from both industry and academia, making gem5
a sustainable solution. Third, the flexibility of gem5 allows users to easily model new
architectures, new cache management policies, or any new optimization techniques at
architecture level. In addition, gem5 is potentially able to allow exploration of manycore
architecture including more than one hundred cores applying a trace-driven approach
proposed in [68].
For the rest of this section, detailed information on the gem5 simulator is given first.
Then, a circuit-level model for NVMs, which is used in this thesis to explore MRAM
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into cache memory, is described. Finally, the complete NVM exploration flow set up to
evaluate MRAM-based cache is detailed.
3.3.2 The gem5 simulator
The gem5 simulator is the merger of the M5 [69] and GEMS [70] simulators. The objective
was to provide a flexible tool focused on architectural modeling, including multiple CPU
models, memory systems, and devices models. This sub-section aims at describing the
simulation capabilities of gem5.
Instruction set architecture
gem5 currently supports most commercial Instruction Set Architectures (ISAs) including
ARM, ALPHA, MIPS, Power, SPARC and x86.
CPU models
Four CPU models are provided by the gem5 simulator: AtomicSimple, TimingSimple,
In-Order, and Out-Of-Order (O3). AtomicSimple and TimingSimple model a minimal
one IPC2 CPU. AtomicSimple is a purely functional model commonly used for fast simu-
lation purposes and cases that do not require a detailed CPU model (e.g. cache warm-up
periods, testing the functionality of a program). Unlike AtomicSimple, TimingSimple
also models the timing of memory accesses.
In-order and O3 model a detailed pipelined CPU. In addition to the timing of memory
accesses, they also simulates the timing of each pipeline stage. Unlike the In-Order CPU,
the O3 models a out-of-order pipeline which simulates dependencies between instruc-
tions, functional units, memory accesses, and pipeline stages. Parameterizable pipeline
resources such as the load/store queue and reorder buffer allow O3 to simulate super-
scalar architectures and CPUs with multiple hardware threads.
Memory system
gem5 features a detailed, event-driven memory system including caches, crossbars, snoop
filters, and a fast and accurate DRAM controller model [71], for capturing the impact of
current and emerging memories, e.g. LPDDR3/4, DDR3/4, HBM, WideIO1/2. The com-
ponents can be arranged flexibly, e.g. to model complex multi-level non-uniform cache
hierarchies with heterogeneous memories.
2Instruction per cycle
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Execution modes
The gem5 simulator can operate in two modes: System-call Emulation (SE) and Full-
System (FS). SE mode is used to simulate individual applications without the need to
model devices or an operating system (OS). System calls are emulated by calling the host
OS.
On the other hand, FS mode executes both user-level and kernel-level instructions
and models a complete system including the OS and devices. This includes support for
interrupts, exceptions, privilege levels, and I/O devices.
3.3.3 NVSim: a circuit-level model for NVM
NVSim [1] is a circuit-level model for NVM performance, energy, and area estimations,
which supports different NVM technologies including STT-MRAM, ReRAM, and PCRAM.
NVSim uses the same modeling principles as the well-known CACTI [72, 73], but starting
from a new framework and adding specific features for NVM technologies. Like CACTI,
NVSim also has the capability of modeling SRAM. NVSim is validated against several
industry prototype chips within the error range of 30%. The main objectives of this tool
is to facilitate the architecture-level NVM research by:
• Estimating the access time, access energy, and silicon area of NVM chips with a
given organization and specific design options before the effort of actual fabrica-
tions.
• Exploring the NVM chip design space to find the optimized chip organization and
design options that achieve best performance, energy, or area.
• Finding the optimal NVM chip organization and design options that are optimized
for one design.
The rest of this sub-section gives an insight of the NVSim features.
Device model
NVSim uses data from ITRS for their device models. This tool covers the process nodes
from 180nm, 120nm, 90nm, 65nm, 45nm, 32nm to 22nm and supports three transistors
types: high performance, low operating power, and low stand-by power.
Array organization
Figure 3.3 illustrates the memory array organization in NVSim. Three hierarchy levels
are observed: Bank, Mat, and subarray.
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Bank is the top-level structure modeled in NVSim. One non-volatile memory chip can
have multiple banks. The bank is a fully-functional memory unit, and it can be operated
independently. In each bank, multiple mats are connected together in either H-tree or
bus-like manner.
Mat is the building block of bank. Multiple mats in a bank operate simultaneously to
fulfill a memory operation. Each mat consists of multiple subarrays and one predecoder
block.
Subarray is the elementary structure modeled in NVSim. Every subarray contains
peripheral circuitry including row decoders, column multiplexers, and output drivers.
Figure 3.3: Memory array organization in NVSim
Memory bank type
NVSim models three types of memory designs: Random Access Memory (RAM), set-
assiocative cache, and Content-Addressable Memory (CAM). RAM takes the address of
data as input and returns the content of data. Set-associative cache contains two separate
RAMs (data array and tag array), and can return the data if there is a cache hit by the
given set address and tag. CAM, usually implemented in fully-associative cache, output
the data address at the I/O interface given the data content as input.
For the set-associative cache, three different access manners are models:
• Normal access: start to access the cache data array and tag array at the same time;
the data content is temporarily buffered in each mat; if there is a hit, the cache hit
signal generated from the tag array is routed to the proper mats and the content of
the desired cache line is output to the I/O interface.
• Sequential access: access the cache tag array first; if there is a hit, then access the
cache data array with the set address and the tag hit information, and finally output
the desired cache line to the I/O interface.
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• Fast access: access the cache data array and tag array simultaneously; read the
entire set content from the mats to the I/O interface; selectively output the desired
cache line if there is a cache hit signal generated from the tag array.
3.3.4 Exploration flow
In this sub-section, we provide details on the NVM exploration flow illustrated in Fig-
ure 3.4. Evaluating performance/energy/area of NVM-based memory hierarchy can be
divided into 5 steps:
Figure 3.4: NVM exploration flow
1. Defining the architecture: Single or multi-core, ISA choice (e.g. ARM, x86), defining
the memory hierarchy (e.g. level of cache, memory size).
2. Obtaining memory characteristics at circuit level (Area analysis possible at this
step): access latency, access energy, static power, area.
3. Calibrating each level of the memory hierarchy with the access latencies obtained
in step 2
4. Extracting the outputs of the gem5 simulation (Performance analysis possible at
this step)
5. Calculating the energy consumption of each level of the memory hierarchy using
the memory characteristics obtained in step 2 and the amount of transactions ob-
tained in step 4. (Energy analysis possible at this step)
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To calibrate the memory hierarchy in terms of access latency (step 3), data from a
circuit-level models such as NVSim or outcomes from a real prototype can be used.
NVSim should be used for a rapid estimation of electrical features of a complete mem-
ory chip including read/write access time, read/write access energy, and static power.
For more precise evaluations, the results from SPICE simulation of a full design or the
electrical features of a real prototype are more appropriate.
In step 5, the total cache energy consumption is calculated as shown in the equation
3.1. Pstatic is the leakage power of the cache, Nr (Nw) is the number of reads (writes), and
Er (Ew) is the energy per access for a read (write) operation.
Etotal = Estatic + Edynamic
= Pstatic.Runtime+Nr.Er +Nw.Ew
(3.1)
3.4 MRAM-based cache: circuit-level analysis
In this section, we provide a comparative analysis of the performance/energy/area of
MRAM-based and SRAM-based caches at circuit level (i.e. a direct comparison of the
memory characteristics). STT-MRAM-based, TAS-MRAM-based and SRAM-based caches
are analyzed. Table 3.2 shows the cache parameters (latency, energy per access, static
power, area) of a 512kB L2 for the three memory technologies concerned. Table 3.3
shows the same parameters for a 32kB L1. The sizes of the L1 and L2 caches are also
used for the architecture-level analysis in Section 3.5. Note that results of both SRAM
and STT-MRAM come from NVSim, while for TAS-MRAM, outcomes from a real proto-
type we used thanks to support provided by Crocus Technology. Because TAS-MRAM is
not suitable for use in L1 (because of its slow access time), we only evaluated this tech-
nology for the L2 cache. To take into account the state-of-the-art of MRAM technology
and to evaluate performance and energy fairly, we compared 45nm STT-MRAM-based
cache results with a baseline 45nm SRAM-based cache, and 130nm TAS-MRAM-based
cache results with a baseline 120nm SRAM-based cache.
3.4.1 Analysis of 512kB L2 cache
As expected, both MRAM technologies have higher write latency than SRAM. Regard-
ing read latency, STT-MRAM is faster than SRAM (45 nm). This is due to a smaller load
capacitance for STT-MRAM as it is denser than SRAM. Hence, when the cache capac-
ity increases, SRAM read latency increases much more than that of STT-MRAM [44].
Concerning the difference in cache area between the two technologies, a SRAM bit cell
consists of six CMOS transistors whereas a STT-MRAM bit cell consists of one CMOS
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transistor and a MTJ. As a result, for the same capacity, the area of the cell array for
STT-MRAM is smaller than for SRAM resulting in smaller total L2 cache area (Table 3.2).
These two advantages of STT-MRAM in terms of read latency and cache area are only
noticeable in the case of large cache capacity, when the area of the cell array occupies a
large proportion of the total cache area compared to the area occupied by the peripheral
circuitry.
Technology
Latency Energy Cache area
Read Write Read Write Leakage Total Cell
(ns) (ns) (nJ) (nJ) (mW) (mm2) (F 2)
45nm SRAM 4.28 2.87 0.27 0.02 320 1.36 146
45nm STT 2.61 6.25 0.28 0.05 23 0.82 57
120nm SRAM 5.95 4.14 1.05 0.08 82 9.7 146
130nm TAS 35 35 1.96 4.62 10 11.7 35
Table 3.2: 512kB L2 cache features
TAS-MRAM write and read latencies are respectively 8.5 and 6 times higher than
those of SRAM (120nm). As explained in Section 2.3.3, the long write latency of TAS-MRAM
in mainly due the heating/cooling stages required to switch the MTJ. The total cache
area of TAS-MRAM is slightly larger than that of SRAM (120nm), for which there are
two explanations. First, contrary to STT-MRAM, the TAS-MRAM bit cell is written by
a magnetic field generated by a current flowing through a conductive line. Hence, con-
ductive lines have to be added to TAS-MRAM-based memory. Second, as explained in
Section 2.3.3, TAS-MRAM requires a high write current (higher than STT-MRAM). As a
result, the write drivers have to be large enough to generate sufficient current for a write
operation.
Regarding L2 energy consumption, using MRAM instead of SRAM results in higher
write energy for both STT-MRAM and TAS-MRAM. STT-MRAM read energy is very
similar to that of SRAM, whereas a TAS-MRAM read consumes around 2×more energy
than SRAM. However, in terms of leakage power, MRAM has a considerable advan-
tage over SRAM: a 45 nm STT-MRAM-based L2 consumes over one order of magnitude
less power than 45nm SRAM-based L2, while a TAS-MRAM-based L2 consumes around
8× less power than a 120nm SRAM-based L2. This is because most of the static power
of large capacity memories comes from cell arrays. Since MRAM cell has zero standby
power and the CMOS access transistor does not require a power supply (to retain data),
all the static power in MRAM-based memory is due to peripheral circuitry such as ad-
dress decoding, drivers, and sense amplifiers.
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3.4.2 Analysis of 32kB L1 cache
As shown in Table 3.3, STT-MRAM and SRAM read latencies are similar. But a higher
latency is still observed for STT-MRAM writes. STT-MRAM consumes around 4× and
7× more energy than SRAM for read and write operations, respectively. A significant
gain in static power is obtained by replacing SRAM with STT-MRAM due to the zero
leakage of the MTJ. The total cache area of a STT-MRAM-based L1 is slightly larger than
that of a SRAM-based L1 cache. This is because the capacity of the cache is small (32kB),
and so, the area occupied by the peripheral circuits is not negligible compared to the area
of cell array. Since MTJ writes need a large amount of current, the transistors of the write
circuitry for STT-MRAM have to be large enough to generate sufficient write current. As
a result, the peripheral circuits for STT-MRAM-based cache occupy more area than their
SRAM equivalents.
Technology
Latency Energy Cache area
Read Write Read Write Leakage Total Cell
(ns) (ns) (nJ) (nJ) (mW) (mm2) (F 2)
45nm SRAM 1.25 1.05 0.024 0.006 22 0.091 146
45nm STT 1.94 5.94 0.095 0.04 3.3 0.117 57
Table 3.3: 32kB L1 cache features
3.4.3 Summary
The comparison of MRAM and SRAM at the circuit level showed that the high density
of MRAM may be advantageous in terms of read latency for large cache capacity. In
addition, considerable static power can be saved using MRAM instead of SRAM. On the
other hand, our results clearly reveal the disadvantage of using MRAM in terms of write
latency and write energy compared to its SRAM equivalents. The difference between the
latency parameter in SRAM and MRAM will of course depend on the frequency used by
the processor. In this study, the frequency used for the processor was 1GHz. Table 3.4
shows the access latencies in terms of CPU cycle for L1 and L2. Since TAS-MRAM was
evaluated only for L2 cache, L1 latencies for TAS-MRAM and the baseline 120nm SRAM
are not shown.
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3.5 MRAM-based cache: architecture-level analysis
3.5.1 Experimental setup
A few workloads of SPLASH-2 [74] and PARSEC [75] benchmark suites were used to ex-
plore STT-MRAM and TAS-MRAM based caches for a quad-core processor ARM archi-
tecture. While SPLASH-2 workloads are mostly focused on high performance computing
(HPC), PARSEC includes emerging workloads in many different areas such as computer
vision, financial analytics, data mining, animation physics, image processing and video
encoding. According to [76], PARSEC includes workloads that handle a huge amount
of data compared to SPLASH-2. Figure 3.5 and Table 3.4 show the architecture layout
and configuration we used for simulation. Table 3.5 provides details on the simulated
workloads.
Figure 3.5: Quad-core architecture layout
Hierarchy level Configuration
Processor 4-core, 1GHz, 32-bit RISC ARMv7 (Linux OS)
L1 I/D cache
Private, 32kB, 4-way associative, 64B cache line
45nm SRAM (read: 2, write: 2)
45nm STT (read: 2, write: 6)
L2 cache
Shared, 512kB, 8-way associative, 64B cache line
45nm SRAM (read: 5, write: 3)
45nm STT (read: 3, write: 7)
120nm SRAM (read: 6, write: 5)
130nm TAS (read: 35, write: 35)
Main Memory DRAM, 512MB, DDR3, 100-cycle latency
Table 3.4: Architecture configuration
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Splash-2 benchmark Input set
barnes 16K Particles, Timestep = 0.25, Tolerance 1.0
fmm 16K Particles, Timestep = 5
ft 220 total complex data points
lu1 Contiguous blocks, 512x512 Matrix, Block = 16
lu2 Non-contiguous blocks, 512x512 Matrix, Block = 16
ocean1 Contiguous partitions, 514x514 Grid
ocean2 Non-contiguous partitions, 258x258 Grid
radix 4M Keys, Radix = 4K
Parsec benchmark Input set
blacksholes 4,096 options
bodytrack 4 cameras, 1,000 particles, 5 layers, 1 frame
ferret 3,544 images, 16 queries
fluidanimate 35,000 particles, 5 frames
streamcluster 4,096 points per block, 32 dimensions, 1 block
x264 640 x 360 pixels, 8 frames
Table 3.5: Benchmarks
gem5 modifications
By default, gem5 assumes the same latency for reading and writing. Therefore, the orig-
inal version of the simulator is not adapted to model MRAM-based memories which
have asymmetric read/write latencies. The NVM exploration flow presented in Section
3.3 actually use a modified version of gem5 which is able to simulate cache memory with
different read/write latencies.
Originally, the configuration files of the cache in gem5 only provide one parameter
for the hit latency which is applied for both read and write accesses. First, we added an
additional parameter for the hit latency. Thus, the modified version of gem5 provides
two cache parameters for the hit latency, one for read, and one for write.
Then the source code that models the cache behavior has been adapted to consider the
actual hit latency depending on if a read or a write is performed. We essentially modified
two functions. The first function models the access of the cache from upper levels in the
memory hierarchy (i.e. from the CPU side), the other function models the access of the
cache from lower levels (i.e. from the memory side).
Different read/write latency feature has been validated by checking the time between
a read/write request sent by the CPU and the response sent by the cache memory.
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3.5.2 Analysis of the cache memory activity
Overview
Here we provide prior study on the workload behavior in terms of memory activity.
Information including the read/write ratio, static/dynamic energy ratio, L1/L2 access
ratio, the cache miss rate and the cache bandwidth are analyzed. The results are shown
for the baseline architecture (SRAM-based cache). The aim of this preliminary study is
to obtain useful information for a more comprehensive analysis of subsequent results
concerning the impacts of incorporating MRAM into cache memory on performance and
energy.
Read/Write ratio
Since access time and energy requirements for reading and writing differ considerably in
MRAM, it is important to analyze the read/write ratio of the workloads. As explained in
Sections 1 and 2, a MRAM write operation consumes more energy and is slower than its
SRAM equivalent. Figures 3.6 and 3.7 depict the read/write ratio for L2 and L1 caches,
respectively.
Figure 3.6: L2 read/write ratio
Our results showed that majority of the accesses are reads for both L1 and L2 caches.
In L2, three workloads (lu1, lu2, blackscholes) have more than 30% writes, and two work-
loads (ferret, fluidanimate) have more than 40% writes. The number of L1 writes is small
compared to the number of reads. Note that I-Cache is read only, I-Cache writes are
consequently equal to 0.
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Figure 3.7: L1 read/write ratio
Static/Dynamic energy ratio
The static/dynamic energy ratio in memory is helpful when studying different memory
technologies. As mentioned above, the main challenge for existing and future ICs is
energy efficiency. Due to the high leakage current of SRAM, a memory device like MRAM
with ultra-low leakage is very attractive. Our results showed that more than 80% of the
total energy consumption in the L1 cache is static, and more than 90% in the L2 cache.
In Sections 3.5.3 and 3.5.4, we analyze the results concerning the MRAM-based cache to
see whether the notable gain in static power consumption in MRAM compensates for the
high dynamic energy loss of MRAM in both L1 and L2.
L1/L2 access ratio
The L1/L2 access ratio provides a rough idea of the impact of the L2 (and L1) cache on
performance (i.e. execution time). For instance, if there is a big difference between the
number of L1 accesses and the number of L2 accesses, L2 will have little impact on the
execution time. Table 3.6 lists the number of accesses in L1 and L2 caches. Note that each
value is the average of all the workloads.
Benchmark
Number of accesses
L1 L2
Splash-2 2 billion (0.5 billion/CPU 26 million
Parsec 12 billion (3 billion/CPU) 16 million
Table 3.6: L1/L2 access ratio
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For both benchmarks (SPLASH-2 & PARSEC), L1 is much more accessed than L2. The
L1/L2 ratio for PARSEC is clearly higher than for SPLASH-2. As a result, if MRAM is
used in L2 when executing PARSEC workloads, the drop in performance due to the long
write latency of MRAM will be less visible.
Cache miss rate & cache bandwidth
Other interesting results concerning memory activity are related to the cache miss rate
and the cache bandwidth. The cache miss rate reveals the number of times data is not
found in the cache, thus requiring access to a lower level of the memory hierarchy to
update (write) the corresponding cache block. A high cache miss rate can have a negative
effect on performance due to the long write latency of MRAM. This is the case if the cache
bandwidth is also high. The cache bandwidth is the number of bytes accessed per second.
Therefore, if both cache miss rate and cache bandwidth are high, using MRAM will likely
have a negative effect on performance. The L2 cache miss rate and bandwidth for each
workload of SPLASH-2 are listed in Figures 3.8 and 3.9 respectively.
Regarding the L1 cache, STT-MRAM and SRAM have the same read access time in
terms of CPU cycles (Table 3.4). On the other hand, STT-MRAM has three times slower
write access time than SRAM. In this case, the reduction in performance of STT-MRAM-
based L1 will obviously come from write access. To better analyze the following results
concerning the STT-MRAM-based L1, the L1-Data cache write bandwidth is shown in
Figure 3.10, for each SPLASH-2 workload (L1-Instruction cache is read only). The write
bandwidth informs us about the number of bytes written per second. Consequently, the
biggest reduction in performance using STT-MRAM instead of SRAM would be expected
for workloads with the highest write bandwidth. Although the same results as in Figures
Figure 3.8: L2 cache miss rate
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Figure 3.9: L2 cache bandwidth
Figure 3.10: L1 data cache write bandwidth
3.8, 3.9 and 3.10 are available for the PARSEC workloads, we do not show them here for
the sake of brevity.
3.5.3 Exploration of the L2 cache
Performance evaluation
Figure 3.11 shows the execution time of SPLASH-2 and PARSEC workloads for both
STT-MRAM and TAS-MRAM based L2 caches. Figure 3.11 shows that the performance
of STT-MRAM- based L2 scenario is similar and sometimes better (ocean1, ocean2) than
the baseline. This is because STT-MRAM has a smaller read latency than its SRAM equiv-
alent and also to the fact that, as mentioned in Section 3.5.2, L2 is more accessed in read.
TAS-MRAM-based L2 performance penalties of 14% and 2% on average were ob-
served for SPLASH-2 and PARSEC workloads respectively. In the case of ocean2, 38%
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of performance degradation was observed using TAS-MRAM. The cache memory traffic
analysis (Section 3.5.2) showed that the difference in the number of L1 and L2 accesses
was larger for PARSEC than for SPLASH-2. Hence, L2 has less impact on the execution
time for PARSEC than for SPLASH-2 explaining why the decline in performance is very
small for PARSEC workloads, even using TAS-MRAM.
The highest penalties in execution time using TAS-MRAM were observed for ocean1,
ocean2 and radix workloads. This is understandable when the cache miss rate and cache
bandwidth in Figures 3.8 and 3.9 are analyzed: all three workloads have both a high
cache miss rate and a high cache bandwidth compared with other SPLASH-2 workloads.
As explained in Section 3.5.2 above, for memory activity, this kind of behavior does not
favor MRAM due to its long write latency.
Energy evaluation
Figure 3.12 shows total L2 energy consumption (including dynamic and static energy).
Simulation results showed using STT-MRAM is 92% more energy efficient on average
than SRAM for both SPLASH-2 and PARSEC workloads. Using TAS-MRAM, 63% and
84% energy gains on average were observed for SPLASH-2 and PARSEC respectively.
This notable difference in energy consumption between the two technologies is explained
by the low leakage power of MRAM compared to SRAM. As we noticed during the anal-
ysis of the cache memory activity (Section 3.5.2), using SRAM, more than 90% of the total
L2 energy consumption is static when using SRAM. As a result, replacing SRAM with
MRAM can dramatically reduce the total energy consumption in L2. This makes MRAM-
based cache memory an attractive alternative for energy efficient systems because despite
Figure 3.11: Execution time with MRAM-based L2 cache
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the reduction in energy consumption, the performance remains reasonable.
Figure 3.12 shows that lu2, ocean1, ocean2 and radix are the workloads with the low-
est energy gain for TAS-MRAM-based L2. This makes sense given the previous results
on the cache bandwidth in Figure 3.9, showing that L2 in these four workloads, L2 is
more frequently accessed than the others. As seen in Table 3.2, TAS-MRAM consumes
more energy than SRAM, not only for writes, but also for reads in the L2 cache. As a re-
sult, less energy is gained for these four workloads because of the loss in dynamic energy
when SRAM is replaced by TAS-MRAM.
3.5.4 Exploration of the L1 cache
Performance evaluation
It will be recalled that we only evaluated STT-MRAM in L1 because it is currently the
most competitive option with SRAM. Figure 3.13 shows the execution time with different
cache configurations: a scenario in which both the Instruction- Cache (I-Cache) and Data-
Cache (D-Cache) are based on STT-MRAM, a scenario with STT-MRAM-based I-Cache
only, and a scenario with STT-MRAM-based D-Cache only.
As already observed in Table 3.4, the read latency is the same (in terms of CPU cycles)
with both technologies. Therefore, STT-MRAM is slower than SRAM only in write op-
erations.Since I-Cache is read only, replacing SRAM by STT-MRAM only in the I-Cache
does not affect performance. Penalties are observed only in the other scenarios in which
the D-Cache is based on STT-MRAM. For some workloads (barnes, fft, lu1, lu2), us-
ing STT-MRAM in a D-cache reduces overall performance by around 20% due to its
high write latency. For others, such as streamcluster, the execution time penalty is very
Figure 3.12: MRAM-based L2 energy consumption
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small, even with a STT-MRAM-based D-Cache. This can be explained by analyzing the
cache write bandwidth of DCache, previously shown in Figure 3.10, which clearly shows
that the D-Cache is more frequently accessed in write for barnes, fft, lu1 and lu2 work-
loads than for other SPLASH-2 workloads. Hence, the impact of the long write latency
of STT-MRAM on the execution time is more visible for these four workloads. Over-
all, for all the workloads, the simulation results show that the execution time penalty
of STT-MRAM-based D-Cache does not exceed 21%, since the L1 cache is much more
accessed in read for the simulated workloads (Figure 3.7).
Energy evaluation
Figure 3.14 shows total L1 energy consumption (including for the L1 cache of each core).
Replacing SRAM with STT-MRAM in L1 does not gain as much energy as with the L2
cache. The reason is the L1 cache is much more accessed than the L2 cache, as already
shown in Table 3.6. As a result, the dynamic energy impact of STT-MRAM is more visible.
It will be recalled that previous circuit-level analysis showed that STT-MRAM consumes
respectively around 4 times and 7 times more energy than SRAM for read and write op-
erations in L1 (Table 3.3). Concerning SPLASH-2 workloads, Figure 3.14 shows average
energy gains of 38% for STT-MRAM in both I-Cache and D-Cache, of 9% for STT-MRAM
in I-Cache only, and of 24% for STT-MRAM in D-Cache only. Concerning PARSEC work-
loads, an average energy loss of 10% is observed for STT-MRAM in I-Cache only. For the
other cache configurations, average energy gains of 26% are observed for STT-MRAM in
D-Cache only, and of 19% for STT-MRAM in both I-Cache and D-Cache.
The cache memory traffic analysis showed that the I-Cache is the most accessed mem-
Figure 3.13: Execution time with MRAM-based L1 cache
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ory in L1 (Figure 3.7). I-Cache accesses represent 76% and 87% of total L1 accesses for
SPLASH-2 and PARSEC workloads, respectively. When STT-MRAM is only used in I-
Cache, an increase in total L1 energy consumption is observed for two workloads of
SPLASH-2 (barnes, fmm) and for five workloads of PARSEC (blacksholes, ferret, flu-
idanimate, streamcluster bodytrack). This is because for PARSEC workloads, the total
number of accesses in L1 is higher than for SPLASH-2, as seen previously in Table 3.6.
Hence, for these workloads, low leakage of STT-MRAM does not compensate for its high
dynamic energy loss over SRAM in I-Cache. However, when STT-MRAM is used in both
I-Cache and D-Cache, energy is gained for all the workloads because the low leakage
of STT-MRAM applies to both the I-Cache and D-Cache. Concerning PARSEC, the best
cache configuration is the STT-MRAM-based D-Cache only, thanks to the low leakage
of STT-MRAM in D-Cache and the low dynamic energy of SRAM in I-Cache, which is
intensively accessed for PARSEC workloads.
3.5.5 Exploration for different number of cores
This section aims at analyzing the energy impact of MRAM-based cache when the num-
ber of cores is changed: quad-core, dual-core, and single-core. The results shown in this
section are the average L1/L2 energy consumption over all the simulated workloads.
Performance analysis is not detailed because simulation results reveal that the execution
time penalty of MRAM-based cache (compared to the baseline) does not change signifi-
cantly when increasing the number of cores from one to four. It will be recalled that the
L2 is shared for multi-core architectures.
Figures 3.15 and 3.16 depict respectively the total L2 energy consumption and the to-
Figure 3.14: MRAM-based L1 energy consumption
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tal L1 energy consumption for 4-core, 2-core and 1-core processor architectures. Substan-
tial variations are noticed when the number of cores is changed. Regarding L2 cache in
Figure 3.15, changing from 4-core to 1-core architecture increases the energy consumption
gain by 14% when using TAS-MRAM instead of SRAM. On the other hand, no significant
change is noticed with STT-MRAM-based L2 when the number of cores is changed.
Figure 3.16 shows that when SRAM is replaced by STT-MRAM in L1, changing from
4-core to 1-core architecture increases the energy consumption gain by 18% for STT-MRAM-
based I-Cache only, by 4% for STT-MRAM-based D-Cache only, and by 24% for STT-MRAM
in both I-Cache and D-Cache. To better understand this trend, i.e. the energy consump-
tion gain over SRAM-based cache increases when the number of cores is reduced, the
cache bandwidth is monitored over time (Figure 3.17 ) for 4-core, 2-core and 1-core archi-
tecture. The analysis is shown only for the L2 and only for one workload, since analysis
for L1 and for other workloads result in the same conclusions.
Figure 3.17 shows that the L2 bandwidth is reduced by around 2 when the number
of cores is decreased by 2. Thus, the dynamic part of the total L2 energy consumption
is lower for 1-core than for 4-core architecture. Consequently, the loss due to the high
dynamic energy of MRAM is reduced. This explains the higher energy gain using MRAM
instead of SRAM in L2 for 1-core than for 2-core or 4-core architecture (Figure 3.15). This
is particularly visible for TAS-MRAM because it has higher dynamic energy than SRAM
for both read and write, whereas for STT-MRAM, this is the case only for writes.
Figure 3.15: MRAM-based L2 energy consumption for different number of cores
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Figure 3.16: MRAM-based L1 energy consumption for different number of cores
Figure 3.17: L2 bandwidth for different number of cores (lu2 workload)
3.6 Conclusion
This chapter analyzed the replacement of SRAM by TAS-MRAM and STT-MRAM re-
spectively in L2 cache and L2/L1 caches, and evaluated the impact according to the three
metrics speed/energy/area. Thanks to architecture-level and circuit-level tools, a fine-
grain exploration flow has been set up considering the memory traffic of cache, e.g. the
cache miss rate and the cache bandwidth, for each simulated application. The main ob-
servations of the study reported in this chapter are summarized below.
3.6.1 Area
Because of its small bit cell size compared to SRAM, MRAM allows to get higher den-
sity for the cell array of the cache memory. On the other hand, considering the periph-
eral circuitry, smaller area is noticed when using SRAM instead of MRAM as the latter
needs large transistors for the write circuitry to generate sufficient current to write into
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the MTJs. As a result, achieving smaller area by using MRAM-based cache depends on
the area ratio between the cell array and the peripheral circuits. If the cell array area
represents a large proportion of the cache memory, and the peripheral circuitry area is
small enough compared to that of the cell array, MRAM-based cache will be denser than
SRAM-base cache.
3.6.2 Speed
Regarding performance, STT-MRAM shows a lower read latency than its SRAM equiv-
alent in L2 cache due to a smaller load capacitance for STT-MRAM. Furthermore, for
the simulated workloads, L2 is much more accessed in read. As a result, despite the high
write latency of STT-MRAM, very small or no penalty in execution time is observed when
SRAM is replaced by STT-MRAM in L2 cache (LLC).
For TAS-MRAM, the penalty in execution time depends on the memory traffic (e.g.
cache miss rate). Considering the number of accesses in L2 compared to L1 (L1/L2 access
ratio), if L2 has a small impact on the total execution time of the workload, TAS-MRAM-
based L2 is better than SRAM-based L2 in terms of a trade-off between performance and
energy consumption.
For L1 cache, STT-MRAM is suitable for I-Cache if the read latency in terms of CPU
cycles is similar to that of its SRAM equivalent, which will depend on the CPU frequency
used. The long write latency of STT-MRAM reduces performance in the case of D-Cache.
However, this reduction in performance can be mitigated for read intensive workloads,
since STT-MRAM read latency is almost similar to that of SRAM.
3.6.3 Energy
Concerning energy, the low leakage of MRAM is extremely beneficial for lower levels of
cache in the memory hierarchy, since leakage accounts for an important part of the to-
tal energy consumption of SRAM cache, as seen in Section 3.5.2. For L1 cache, because
of its high number of accesses compared to L2, the energy gain due to the low leakage
of STT-MRAM is significantly reduced and sometimes non-existent because of the high
dynamic energy of STT-MRAM compared to SRAM. As a result, current STT-MRAM
characteristics do not allow the direct replacement of SRAM by STT-MRAM in L1. Fur-
ther improvements are needed to the MTJ device to achieve the same performance as
SRAM. Otherwise, cache optimization techniques and/or hybrid L1 cache design using
both MRAM and SRAM have to be used to mitigate the two drawbacks of MRAM: high
write latency and high write energy, which were discussed in Section 4.2.
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4.1 Introduction
The interest of promoting smart systems thanks to interconnected objects is growing fast
to build up what is known as internet of things (IoT) [77]. It is assumed that 50 billion
objects will be connected in 2020 [78]. IoT devices essentially do three actions: sense,
process, and send. First, the object captures information from the external environment.
It can be for instance movement, temperature, sound, location (via GPS), or heart rate.
Second, the device stores the measured data and does some minor computation. Finally,
it sends data to a data center, wirelessly. As a result, IoT objects have to comprise three
main components: sensor, processing unit and communication unit.
These kinds of devices are typically battery powered. Moreover, they have to be op-
erational for a very long duration (several months or even years). Therefore, the energy
consumption is definitely a critical constraint. Generally, an IoT object is most of the
time inactive, staying in low-power mode (sleep mode) and waiting for the next work to
achieve. This can be periodic or dependent on external events which will wake up the
device. As a result, sleep mode power will consume the largest amount of energy and bat-
tery life. Today, several Microcontrollers (MCUs) targeting low-power applications are
available in the market. Commercial MCUs actually implement not only one but several
power-down modes with different wake-up times, depending on from which low-power
mode the MCU returns to the active mode. Thus, depending on the applications, sys-
tem designers have to make a tradeoff considering the power consumption in both active
and sleep modes, the wake-up time, and the ratio of time spent in active/sleep modes to
ensure energy efficiency.
Within this context of energy efficiency, emerging NVM technologies have raised a
new interesting computing paradigm known as normally-off computing [79]. This is the
ability for systems to be normally powered off (there is no operation to do), momentarily
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powered on (there is a need to operate). Currently, working memories of MCUs, such as
registers and RAM, use volatile CMOS transistors to retain information. If the system is
powered down, these kinds of memories lose data and a pretty long time (up to a few
milliseconds [80]) is necessary to restore information after a new power-up. Integrating
the non-volatility feature will allow systems to keep data available even after a power-
down, thus significantly reducing the wake-up time. For battery-powered devices such
as IoT objects, it will give the possibility to go into sleep mode more frequently, with zero
leakage power since no power is required to retain the state of the system.
This chapter explores the opportunity of having a non-volatile processor by the inte-
gration of MRAM at register and main memory levels, considering the open-source Am-
ber processor core [81], a 32-bit RISC1 embedded processor. Two capabilities introduced
by the non-volatility are investigated. First, the instant on/off which allows a recovery of
the state of the processor after a power-down. Second, the rollback giving the possibility
to restore a previous valid state of the processor, for instance in the case of an execu-
tion error. The cost in terms of performance and energy to save/restore the state of the
processor is estimated.
The rest of the chapter is organized as follows: Section 4.2 reviews state-of-the-art on
non-volatile logic circuits. Section 4.3 first describes both instant on/off and rollback capa-
bilities, then shows simulation results of a complete backup/recovery of the state of the
Amber core. Section 4.4 gives performance and energy estimations of the backup/recovery
phases, and it discusses the performance and energy implications of integrating MRAM
into a processor for both active and sleep modes. Section 4.6 concludes this chapter.
4.2 State-of-the-art review
Emerging NVM technologies have attracted a large part of the research community on
the study of non-volatile logic circuits. Use of these memories for data storage and logic
devices were and continue to be investigated due to the high interest it arouses for na-
noelectronic systems such as Field-Programmable Gate Arrays (FPGAs) and processors.
Thanks to their CMOS-compatibility, emerging NVM technologies allow design of hy-
brid CMOS/NVM logic elements capable of retaining their current state even after a
power-down of the system. This section aims at giving an overview of the studies that
have been done on non-volatile logic circuits.
1Reduced Instruction Set Computer
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4.2.1 Non-volatile logic elements
Many studies explored the feasibility of designing non-volatile logic elements such as
FFs and made a comparison with the counterpart CMOS-based circuits. [82] studied
STT-MRAM-based FFs evaluating two different structures (merged latch and sensing
circuit (MLS), separated latch and sensing circuit (SLS)) and several sensing and write
circuits for the non-volatile part. [83] investigated non-volatile logic gates and possible
design optimizations using compact models of STT-MRAM and Oxyde-based Resistive
Random Access Memory (OxRAM) NVM technologies. In addition, a non-volatile full-
adder based on these two NVM technologies has been validated by simulation in [84]
and compared with its counterparts based on CMOS only. [85] evaluated a non-volatile
FF based on the recent SOT-MRAM technology and compared it with a STT-MRAM-
based FF. Within the context of energy-harvesting and IoT applications, [86] and [87]
proposed a non-volatile FF respectively based on Ferroelectric Random Access Mem-
ory (FeRAM) and OxRAM and validated by simulation the possibility to save/restore
the logic state after a power-off of the device. [88], whose results have been used in this
work for TAS-MRAM-based FFs, have made an exhaustive performance/energy analy-
sis of a set of hybrid CMOS/MTJ cells which can be used for both data storage and logic
devices in SoC. [89], [87], and [90], whose results have also been used in this chapter,
proposed respectively a hybrid CMOS/STT-MRAM FF, hybrid CMOS/OxRAM FF and
hybrid CMOS/PCRAM FF to allow system power-off in sleep mode.
4.2.2 Non-volatile reconfigurable logic
Studies have been conducted to also explore the benefits of integrating emerging NVMs
into reconfigurable logic systems such as FPGA. Major issues of such circuits are the
low-power efficiency due to the high leakage current, and logic density due to the use of
SRAM for the configuration storage. Moreover, the volatility of SRAM forces the system
to be reprogrammed at power-up from external flash memory leading to a long start
latency. [91] evaluated a FPGA architecture based on TAS-MRAM technology. In 2010, a
full non-volatile FPGA has been developed using 130nm CMOS technology and Crocus
120nm TAS-MRAM [92]. [93, 94], [95] and [96] respectively explored use of STT-MRAM,
PCRAM, and ReRAM into FPGA.
The main benefits of including emerging NVM technologies into reconfigurable cir-
cuits are the ability to turn-off the system and save the total power consumption thanks to
the non-volatility. Moreover, a fast start-up time is possible in comparison with classical
SRAM-based FPGAs. Previous studies also demonstrated new features using emerging
NVM technologies for the configuration storage such as run-time reconfiguration and
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multi-context configuration capabilities.
4.2.3 Non-volatile processors
Processor architectures have also been targeted by the research community to evalu-
ate the benefits of designing non-volatile processors including emerging NVM into the
registers. [97] presented the first fabricated non-volatile processor (130nm CMOS pro-
cess) based on ferroelectric FFs with a 3µs wake-up time. The next year, [98, 99] intro-
duced a full non-volatile logic-based 32-bit microcontroller SoC (130nm CMOS process)
also using FeRAM technology. Instead of using non-volatile FFs, small FeRAM-based
memory arrays are distributed throughout the SoC to backup the FFs data. A complete
area/performance/energy evaluation has been made which showed a 384ns wake-up
time capability. These works demonstrated the feasibility of designing non-volatile pro-
cessors with fast save/restore times and zero leakage standby mode. However, FeRAM
has not the same potential as MRAM which shows faster access latency, lower access en-
ergy and higher density [100]. A non-volatile microprocessor unit based on STT-MRAM
has been evaluated by [101] using a 90nm CMOS process. Simulation results showed
a 3µs save/restore time for the pipeline register. Nonetheless, the design simulated
was simplified by implementing only 12 instructions and the capacities of the instruc-
tion/data memories were reduced to 32 words x 32 bits.
4.2.4 Summary
All the previous works clearly highlighted the high interest of designing non-volatile
systems to reduce the total energy consumption, but also to integrate new interesting
features thanks to the non-volatility. Although these studies validated the ability to
save/restore the system state at device, circuit, and system level, they did not verified
it by running a complete application or a benchmark on the processor. Even though this
chapter does not present a real design of a non-volatile processor using MRAM, it val-
idates through a real benchmark and on a full 32-bit RISC-like processor the possibility
to completely save and restore the processor state via RTL simulation. In addition, this
chapter also presents validation of the rollback function allowing to restore a previous
valid state of the processor in the case, for instance, of an execution error.
4.3 Instant on/off and rollback features
After giving an overview of the Amber processor core, this section will focus on the
description of both instant on/off and rollback concepts. Then, validation of a complete
backup/recovery of the state of the Amber core via RTL simulation will be shown.
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4.3.1 Amber core
The Amber core is an ARM-compatible 32-bit RISC processor fully compatible with the
old ARMv2a instruction set architecture. There are two versions of the Amber core. The
first is the Amber 23 which has a 3-stage pipeline, a unified instruction and data cache,
a 32-bit wishbone memory bus interface, and is capable of 0.8 DMIPS2 per MHz. The
second is the Amber 25 with has a 5-stage pipeline, separate instruction and data caches,
a 128-bit wishbone memory interface, and is capable of 1.0 DMIPS per MHz. Both cores
are able to boot a 2.4 Linux Kernel. The Amber 23 core is a very small 32-bit core that
provides good performance, whereas the Amber 25 core is a little larger and provides
15% to 20% better performance than the Amber 23 core.
Figure 4.1 depicts the Amber 23 architecture, which is used in this thesis because it is
the smallest and thus has the simplest architecture.
Figure 4.1: Amber 23 core architecture
4.3.2 Instant on/off
The instant on/off function consists in saving a complete state of the processor before a
power-down, then restoring this state after a new power-up. The state of a processor
is contained in both registers and main memory. At least, it is required to include the
non-volatility into these two memory components to maintain the system state after a
2Dhrystone Millions of Instruction Per Second
71
4.3. INSTANT ON/OFF AND ROLLBACK FEATURES
power-down. In our study, 121 registers (representing 1644 flip-flops) contain the state
of the Amber processor core, which include the register file, the pipeline registers, and
some other internal registers.
Cache memory does not need to be non-volatile under certain conditions. The writing
policy has to be a write-through3, which is the case for the Amber core considered in this
study. It is important to note that if the cache memory is kept volatile, the overall per-
formance of the instant-on/off will be reduced since a warm-up period will be necessary
after a power-up to restore data from main memory to cache memory. If the writing pol-
icy would have been a write-back4, then all cache blocks marked as “dirty” would need
to be written back to the main memory before a power-down to preserve the state of the
processor. Thus, compared to the write-through, the write-back policy further penalizes
the overall performance of the instant-on/off.
Figure 4.2 compares the original architecture of the Amber processor and the required
architecture for a non-volatile processor with instant-on/off capability.
(a) (b)
Figure 4.2: Amber architecture with instant-on/off computing: (a) Original Amber archi-
tecture (b) Amber architecture with non-volatile MRAM
3A scheme in which writes always update both cache and main memory, ensuring that data is always
consistent between the two
4A scheme that handles writes by updating values only to the block in the cache, then writing the
modified block to the lower level of the hierarchy when the block is replaced
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Figure 4.3a shows a non-volatile flip-flop (FF) architecture based on MRAM, which
can be typically used to design non-volatile registers. It consists of a standard CMOS FF
for the volatile part and a MTJ for the non-volatile part. By the means of a multiplexor,
the input state of the CMOS FF is either the output state of the previous stage of the
circuit (ff_d in the figure) or the state of the MTJ (MQ in the figure). Also, a write circuit
allows to store the state of the CMOS FF into the non-volatile MTJ.
Figure 4.3b depicts the timing diagram of the non-volatile FF. When the write signal
ff_mw is activated for sufficient time (i.e. write latency), volatile data (ff_d) is stored in
non-volatile context (Rmtj). Restoring this non-volatile context is performed by activating
the signal ff_mre, and then the signal ff_mr.
(a) (b)
Figure 4.3: MRAM-based non-volatile flip-flop: (a) Architecture (b) Timing diagram
Assuming the processor uses this kind of non-volatile FF and the main memory is
non-volatile, then the instant on/off procedure is described as follows:
ALGORITHM 1: Instant-on/off procedure
(1) For each FF, save the current state by writing the value from the CMOS FF into the MTJ ;
(2) Power down the processor. As the main memory is non-volatile, data are preserved;
(3) Power up the processor. As the main memory is non-volatile, data are available;
(4) For each FF, restore the backup data by reading the value from the MTJ into the CMOS FF.
4.3.3 Rollback
The rollback is the ability to return to a previous valid state of the processor in the case for
instance of an execution error. We assume that an error detection mechanism is available
into the processor architecture to identify errors during the execution. The principle of
73
4.3. INSTANT ON/OFF AND ROLLBACK FEATURES
the rollback is shown in Figure 4.4.
Figure 4.4: Rollback principle
Checkpoints can be created saving the state of the system either periodically or at
strategic instant during the execution of the application. Then, if a system failure oc-
curs, there is the possibility to come back to the last checkpoint. A checkpoint consists of
a backup of both registers and main memory. Indeed, after each checkpoint, the main
memory contents will most probably be modified. Therefore, it is necessary to add an
additional memory (called checkpoint memory in the rest of this chapter) to keep a backup
of the memory contents. To make it easier, the main memory is completely duplicated
for the Amber processor. One memory will be used for the normal execution whereas the
other one will be used to store the checkpoint. In a real application, the checkpoint memory
size is smaller than the main memory size. This size depends on both the application and
the interval between each checkpoint.
Figure 4.5 compares the original architecture of the Amber processor and the required
architecture for a non-volatile processor with both instant-on/off and rollback capabilities.
Assuming the processor uses MRAM-based FFs as described in Figure 4.3a and the
main memory is duplicated, then the rollback procedure is described as follows:
ALGORITHM 2: Rollback procedure
(1) Create checkpoints during the execution of the application;
(2) A system failure is detected;
(3) Stall the processor ;
(4) Restore the last checkpoint which consists in;
- Restoring the state of the FFs by reading the value from the MTJ into the CMOS flip-flop;
- Restoring the main memory contents by copying data from the checkpoint memory to the
main memory;
(5) Take the execution of the application up again.
4.3.4 RTL simulation
This section aims at validating the rollback function via RTL simulation. It is recalled
that the objective is to validate the possibility to completely save/restore the state of
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(a)
(b)
Figure 4.5: Amber architecture with instant-on/off computing and rollabck capability:
(a) Original Amber architecture (b) Amber architecture with non-volatile MRAM and
checkpoint memory for rollback
the processor. Simulation is made with a full application running on the processor, the
Dhrystone 2.1 [102] which is included with the source code of the Amber core. For the
logic implementation, the registers of the Amber processor are duplicated, as described
in Figure 4.6, to emulate the non-volatile registers and save the state of the system. The
original registers, named volatile registers in the figure, are used for the normal execution
while the duplicated ones, named non-volatile registers in the figure, store the state of the
processor.
The main memory is also duplicated to allow a backup of the memory contents. As
the objective is only to validate the rollback functionality, a non-synthesizable main mem-
ory model is used for fast simulation purpose. At the beginning of the application, both
main memory and checkpoint memory contain the same data. Then, during the normal
execution of the application, only the main memory contents are modified. At the next
checkpoint, only the main memory locations which were modified during the execution
are copied into the checkpoint memory (Figure 4.7). Thus, copying all the contents of the
main memory at each checkpoint is avoided. For that, all writes into the main memory be-
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Figure 4.6: Logic implementation of the registers
tween two checkpoints are tracked by storing all the corresponding memory addresses into
a small buffer. In the case of a system failure before the next checkpoint, all the memory
addresses present in this buffer correspond to the main memory locations to be restored
for a rollback. Data are restored from the checkpoint memory to the main memory. If the
address buffer is full before the next checkpoint, a creation of a checkpoint is forced.
Figure 4.7: Checkpointing and rollback
Figure 4.8 shows the terminal output of the Dhrystone 2.1 application in which a
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rollback is performed. This output shows when the execution starts, when the execution
ends, and then prints final values of the variables used in the benchmark. The checkpoint is
created after the execution starts and before the execution ends. Then, the same checkpoint
is restored later when the application is printing the final values of the variables. In
this simulation, only one checkpoint is created. The rollback have also been validated for
the case in which several checkpoints are regularly created during the execution of the
application. In such a case, a rollback restores the last checkpoint.
Figure 4.8: Validation of the rollback capability (terminal output of the Dhrystone appli-
cation)
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4.4 MRAM-based non-volatile processor: performance and
energy
Many FFs based on MRAM were proposed in the literature to enable the design of non-
volatile circuits such as in [82, 83]. In order to estimate overall performance of MRAM-
based non-volatile processor, we consider information from the current state-of-the-art of
MRAM-based FFs. For comparison purpose, the cases of OxRAM-based FFs and PCRAM
based FFs are also evaluated. Table 4.1 shows the time and the energy to back-up/restore
the state of a FF for the different NVM technologies.
Considering all the parameters, MRAM-based FFs show the best performance. STT-MRAM
has the smallest latency and energy for the backup. On the other hand, TAS-MRAM
shows better performance to restore the non-volatile data.
Table 4.1: Non-volatile flip-flops performance
Technology Latency (ns) Energy (pJ)Restore Back-up Restore Back-up
STT-MRAM 0.2 4 0.012 0.5
[89]
TAS-MRAM 0.13 16 0.012 5.2
[88]
OxRAM 6 70 1.4 28
[87]
PCRAM 370 370 7.4 463
[90]
These FFs are designed to have a dual-storage facility (hybrid). The CMOS stage of
the FF uses cross-coupled inverters (latch) to store one data bit in its electrical (volatile)
form. On the other hand, the magnetic stage uses a MTJ (in the case of MRAM) to store
one non-volatile data bit.
In the rest of the section, the performance and energy implications of integrating
MRAM into a processor architecture are discussed for the active power mode and for
the transitions between active and sleep modes. Then, the next section will analyze the
energy consumption profile in the case of a processor implementing the instant-on/off.
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4.4.1 Performance
Active mode
Depending on the application, it could be very useful for the system to run at a higher
speed in the active mode so that it can return quickly to low-power mode. However,
running at high frequency also increases the active power. The designer has to analyze
the best case for the application taking into account other factors such as the frequency at
which the system needs to switch between the active and the sleep mode.
Use of fast-access registers into the processor is necessary if high speed operation is
required. Hybrid CMOS/MTJ FFs are suitable to build fast-access non-volatile registers
thanks to their dual-storage facility. The CMOS stage storing data in its volatile form is
used during normal execution of the system. The MTJ state is only used when there is a
need to back up or restore the system state. Therefore, building the registers using these
hybrid CMOS/MTJ FFs will not affect the performance of the processor in active mode.
Back-up
If required, external flash memory is used in commercial MCUs to restore the program
and data when going out from low-power mode to active mode. It can also be used to log
data before entering sleep mode if these data have to be used later in the application. This
logging phase can take several milliseconds due to the long erase/program procedure of
flash memory. As this memory is usually external, additional latency will increase the
back-up process due to data transfer through the serial communication interface.
Thanks to its low access latency compared to flash, MRAM is suitable to be integrated
in both registers and main memory allowing a small back-up time. Since the main mem-
ory is assumed to be non-volatile, a back-up of the state of the processor corresponds
to a back-up of the registers. Therefore, depending on the NVM technology used, the
back-up time of the processor is the back-up time of the FF (Table 4.1).
Wake-up
The wake-up time is a key parameter for ultra-low-power devices. It informs us if the
system can return from low-power mode to active mode quickly enough to accomplish
the task at hand. Existing low-power MCUs include several low-power modes with dif-
ferent wake-up times so that the customer can choose the appropriate configuration for
a given application. The components which have a significant influence on the wake-up
time if they are turned off are the embedded memories, i.e. the registers and the main
memory. Not retaining data into embedded memories requires the system to load data
from external flash memory at each power-up, which is time and energy consuming.
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In the case of MRAM-based registers, the wake-up time of the processor corresponds
to the time to restore the registers states after a power-up. Assuming the main memory
is non-volatile, data are already available in this memory after a power-up. Hence, the
wake-up time is the latency to restore the FF state (Table 4.1).
4.4.2 Energy
Active mode
Depending on the amount of time the device remains in active mode and the frequency at
which the MCU is running, the energy consumption can be more or less important. The
active power consumption can be decreased if the MCU is running at low frequency. But
the time to process data will increase. On the other hand, running at higher frequency
will allow to quickly return to low-power mode at the cost of higher active power con-
sumption.
As for performance, using hybrid CMOS/MTJ FFs for registers into the processor
will not affect the active energy consumption since this is the CMOS part which is used
during normal operation.
Back-up
In addition to the long time it takes to log data, the back-up phase using flash memory is
power hungry. The required current to erase and program flash can vary from 4 to 12mA
[103].
Figure 4.9 estimates the back-up energy of the Amber core when implementing non-
volatile MRAM, OxRAM and PCRAM based registers. As already mentioned in Section
4.3.2, 1644 FFs have to be saved to retain the state of the Amber core. Therefore, the
back-up energy is estimated as the energy to write into the MTJ (in the case of MRAM)
times the number of FFs. As observed in Figure 4.9, use of STT-MRAM lead to around
800pJ-backup energy, whereas the back-up energy reaches about 9nJ when TAS-MRAM
is used. Use of OxRAM and PCRAM show respectively a back-up energy of 46nJ and
760nJ
Wake-up
When estimating the average energy consumption of a system switching between active
and sleep modes, the wake-up energy has to be considered. In current MCUs, this tran-
sition energy can be significantly high if returning to active mode requires data recovery
from non-volatile memory (flash). If the contents of both registers and main memory are
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Figure 4.9: Back-up energy (logarithmic scale)
not retained during low-power mode, the boot process to run the program will also con-
sume valuable energy. [97] showed that the energy consumption to restore 1607 FFs from
off-chip flash (on-chip flash) is 1.3µJ (0.6µJ). Maintaining the registers and the main
memory contents will decrease the wake-up time and so the wake-up energy. However,
the leakage power in low-power mode will increase because of the current needed to
enable data retention.
Figure 4.10 shows the wake-up energy for the Amber core if non-volatile FFs based
on MRAM, OxRAM or PCRAM are used. This energy corresponds to the read energy of
the MTJ (in the case of MRAM) times the number of FFs. The results show a wake-up
energy of 20pJ , 2.3nJ , and 12.2nJ respectively for MRAM (both STT and TAS), OxRAM
and PCRAM.
4.5 Instant-on/off and sleep mode: energy analysis
The leakage current is clearly an important factor for devices spending most of their time
in low-power mode. The deeper the system sleeps (most components being turned off),
the lower it consumes energy, but the longer it takes to return to active mode. Presence of
leakage current in existing low-power MCUs is mainly due to the volatility of embedded
memories. As already mentioned, it is necessary to keep these components turned on to
allow fast wake-up time.
Integrating MRAM into the registers and the main memory for processors gives the
valuable advantage to remove the power consumption when the system remains in sleep
mode. As the leakage current increases dramatically with the decreasing size of the
CMOS transistor, the non-volatility of MRAM is a very attractive feature which has the
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Figure 4.10: Wake-up energy (logarithmic scale)
potential to be integrated not only at flash level, but also at main memory, cache memory
and register level.
Figures 4.11a and 4.11b depict the profiles of the energy consumption respectively for
a classical MCU without instant-on/off capability and a non-volatile MCU with instant-
on/off capability. In these figures, switching between active and sleep modes is assumed
to be periodic. Pactive (Tactive) corresponds to the power consumption (time) in active
mode. Pleakage (Tsleep) is the power consumption (time) in sleep mode. Twakeup is the
wake-up time. For the system related to Figure 4.11a, we assume that data into the reg-
isters and the main memory are retained during the sleep mode. Hence, we also assume
there is no backup energy when switching from active mode to sleep mode.
As mentioned above, the active energy consumption is not changed when replacing
(a) (b)
Figure 4.11: Energy profile: (a) without instant-on/off (b) with instant-on/off
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CMOS-based registers by hybrid CMOS/MTJ registers. Therefore, the active power con-
sumption is the same for both figures. The most visible energy gain when comparing the
two figures is during the sleep mode. Enabling the instant-on/off feature thanks to MRAM
removes the power consumption during this mode. However, an energy overhead is
observed due to the required back-up phase before entering sleep mode. Therefore, if
MRAM is used (Figure 4.11b), the system will be more energy efficient if the back-up
phase consumes lower energy than the leakage energy normally consumed during the
sleep mode in Figure 4.11a. Thus, the time spent in sleep mode (Tsleep) has to be signifi-
cant enough. The condition to reduce the total energy consumption when using MRAM
is given by the equation (4.1):
(Pactive + Pleakage)× Tbackup + Ebackup < Pleakage × Tsleep (4.1)
In this equation, note that the wake-up phase has not been considered for two reasons.
First, this phase is not part of the sleep mode. Second, a classical MCU also consumes en-
ergy during this phase. Therefore, the wake-up phase has to be analyzed independently
of sleep mode.
From the equation (4.1), the condition which has to be verified on the time Tsleep is
given by the equation (4.2):
Tsleep >
(Pactive + Pleakage)× Tbackup + Ebackup
Pleakage
(4.2)
This condition on Tsleep has been determined for the Amber core used in this work.
The processor has been synthesized using a 65nm CMOS low-power HVT process. On
the basis of the synthesis results, the dynamic power and the leakage power are respec-
tively equal to 173mW (at 40MHz) and 12mW . Using the back-up time and energy
estimated in this chapter, the minimum time Tsleep to reduce the total power consump-
tion when using instant-on/off is shown in Table 4.2 for FFs based on the four considered
NVM technologies. The minimum time Tsleep does not exceed 130ns (968ns) when the
FFs are based on STT-MRAM (TAS-MRAM). These small time values, in the case of the
Amber core, allows the processor to frequently go into sleep mode, and thus shows the
great potential of using MRAM to significantly reduce the total energy consumption of a
system thanks to instant-on/off computing.
Technology STT-MRAM TAS-MRAM OxRAM PCRAM
Minimum Tsleep 0.130 0.968 4.9 69(µs)
Table 4.2: Minimum Tsleep required to save energy with instant-on/off
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It is important to note that the estimations related to the results of Table 4.2 does not
consider the power down/up circuitry. Moreover, a complete study should also consider
the area overhead of such a non-volatile processor, which is envisaged for the future work
of this thesis. According to the state-of-the-art, a MRAM-based non-volatile FF is about
50% to 100% larger than a conventional CMOS-based FF.
Assuming such a non-volatile processor using non-volatile FFs for the registers, it is
also important to note that writing at the same time into all the non-volatile parts of the
FFs during the back-up phase can lead to a high peak current, which is not appreciated
for the system. If we consider the write current of the STT-MRAM used in this work,
which is about 100µA, the peak current to write into the 1644 FFs of the Amber processor
core exceeds 160mA. Therefore, in practical, the back-up would be rather performed
gradually.
4.6 Conclusion
Within the context of the IoT, this chapter investigated the use of MRAM at register level
to design a non-volatile processor. Two capabilities enabled by non-volatile registers has
been studied. First, the instant-on/off which is the ability to retain the state of a processor
into non-volatile registers before a power-down. Thus, a fast wake-up is possible. Sec-
ond, the rollback allows to restore a previous valid state of the processor, for instance in
the case of a system failure. These features have the potential to reduce significantly the
average power consumption of a SoC and to improve the fault tolerance. To validate the
feasibility of these two capabilities, a complete backup/recovery of the processor state
has been performed via RTL simulation and running the Dhrystone 2.1 application, con-
sidering a full 32-bit processor.
As part of the evaluation of such a non-volatile processor, performance and energy of
the backup/restore phases has been estimated, based on the results of electrical charac-
teristics of MRAM-based FFs, according to the state-of-the-art. For 1644 non-volatile FFs
based on STT-MRAM, the estimated back-up energy is not more than 1nJ (500fJ per
FF), whereas the restore energy is as small as 20pJ (12fJ per FF). For comparison, [99]
has measured the backup/restore energy of a real prototype of a non-volatile processor
based on FeRAM. Considering 2537 FFs, results showed a 7nJ-back-up energy (2.8pJ
per FF) and a 2.4nJ restore energy (950fJ per FF). Thus, estimation results presented in
this chapter are quite consistent, even though going towards a real silicon prototype is
necessary for more accurate evaluation.
Furthermore, considering the energy profile of a device (e.g. IoT object) with low-
power mode, a processor with instant-on/off capability have potentially the possibility to
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frequently go into sleep mode with zero leakage power thanks to the non-volatility.
Finally, to conclude this chapter, Figure 4.12 summarizes the architectural changes if
the instant-on/off and rollback are implemented in the Amber processor. As the memory
system is entirely volatile in the original Amber architecture (Figure 4.12a), data reten-
tion involves leakage power consumption in sleep mode. On the other hand, not retain-
ing data results in slow wake-up time. Integrating MRAM into both registers and main
memory allows instant-on/off computing with no leakage power in sleep mode and fast
wake-up time (Figure 4.12b). However, use of non-volatile FF increases the silicon area
of the processor and an energy overhead is added due to the back-up phase. Finally, at
the cost of higher area overhead and execution time penalty, the processor can be more
fault tolerant thanks to the rollback (Figure 4.12c).
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(a)
(b)
(c)
Figure 4.12: Computing paradigms: (a) Normal computing (b) instant-on/off computing
(c) instant-on/off + rollback
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5CONCLUSION
Over the past few years, spintronics, a new paradigm of electronics which uses the spin
of the electrons to carry information, has been attracting a large part of the research com-
munity owing to its high potential to resolve one of the most critical issue of current ICs:
energy efficiency. Advances on this new area, as described in Chapter 2, lead to the birth
of a new memory technology, called MRAM, combining interesting features such as non-
volatility, high density, low leakage power and reasonable latency. In order to improve its
overall performance, several methods has been developed to program the MRAM cell:
Toggle MRAM, TAS-MRAM, STT-MRAM, MeRAM and SOT-MRAM. Today, the main
issues of this memory technology, which are still under intensive investigations, are the
high write latency and energy.
The major objective of this thesis, supported by Crocus Technology, was to evaluate
the integration of MRAM into the memory hierarchy of processor architecture, according
to the three metrics speed/energy/area. More precisely, this thesis aimed at:
• Setting up a generic exploration flow for a fine-grain evaluation at both circuit and
architecture levels.
• Exploring new features than can be added thanks to the non-volatility of MRAM.
Only TAS-MRAM and STT-MRAM have been considered for this work as they are
quite mature and show reasonable performance at device level compared to SRAM, used
as a reference.
Chapter 3 reported a detailed evaluation of these two MRAM technologies at cache
level. Regarding area, although the MRAM bit cell is smaller than its SRAM equivalent,
the total area of a cache memory based on MRAM will be smaller than SRAM only if the
area of the cell array is large enough compared to the area occupied by the peripheral
circuitry, as the latter includes large transistors to allow high programming current for
MRAM.
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Concerning performance and energy, this study has clearly exposed the suitability of
MRAM for lower levels of cache (i.e. L2 or LLC) in the memory hierarchy. As most of the
total power consumption is static, the low leakage current of MRAM drastically reduces
the total energy consumption compared to SRAM-based L2 cache (up to 90%). Running a
large panel of applications on a multi-core architecture, the observed performance penal-
ties are small and sometimes non-existent when replacing SRAM by STT-MRAM. For
TAS-MRAM, even though the resulting penalty can be significant, its use in L2 cache is
still a good performance/energy trade-off for some applications.
For upper level of cache (i.e. L1), current characteristics of MRAM penalize both
performance and energy of the system. As it is the closest to the processor, L1 cache is
intensively accessed compared to L2 and lower level of cache. Therefore, the high write
latency and energy of MRAM have an important impact on the overall performance.
Even though MRAM-based cache consumes lower leakage current than SRAM, it is not
sufficient to compensate the high dynamic energy of MRAM.
In Chapter 4, integrating the non-volatility into the registers of a processor has been
explored. The study has validated the ability to save/restore the entire state of a full 32-
bit RISC-like processor (instant-on/off ). Furthermore, running a complete application, the
recovery of a previous valid state of the processor has been demonstrated (rollback).
The instant-on/off capability has been evaluated in terms of performance and energy
using electrical characteristics of non-volatile MRAM-based flip-flops according to the
state-of-the-art. Moreover, analyzing the energy consumption profile of low-power ap-
plications with active and sleep modes, a non-volatile processor based on MRAM is able
to be frequently powered-off while preserving a fast wake-up time thanks to the non-
volatility. This emerging computing paradigm, known as normally-off computing, is defi-
nitely a potential solution to overcome the energy efficiency issue in current embedded
systems.
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This thesis highlighted a few advantages of including MRAM into the memory hierarchy
of processor architecture. Although it is a promising NVM technology, MRAM still needs
further development, and research works are still necessary to explore how current char-
acteristics and future advances of this memory can be used to overcome current issues of
nanoelectronic systems. This chapter aims at proposing future works of this thesis.
6.1 Further exploration at cache level
Chapter 4 explored direct replacement of MRAM in both L2 and L1 cache memories with
a detailed analysis at circuit and architecture levels. This study considered the same
memory capacity when replacing SRAM by MRAM. An interesting work could be to
not consider the same capacity but the same area, since this thesis observed a smaller
area when MRAM is used for large cache memory (i.e. with large memory capacity).
Moreover, an experiment recently demonstrated the multi-bit storage capability of the
TAS-MRAM technology [104]. A possible study could be to run data-intensive applica-
tions on a multi-core architecture using a very large shared LLC (e.g. a few MB).
Other possible studies are to define and evaluate new architectures which takes ad-
vantages of MRAM and mitigate its drawbacks. Since this NVM technology is still not
competitive with SRAM in L1 cache, hybrid SRAM/MRAM L1 cache architectures could
be investigated to benefit of the high speed of SRAM and the non-volatility and low leak-
age of MRAM. Furthermore, many device-level and circuit-level techniques has been
proposed to improve the overall performance of STT-MRAM (2.3.4), which could be con-
sidered for future MRAM-based cache explorations.
Finally, other MRAM technologies (and even other emerging NVM technologies)
could be explored such as SOT-MRAM and MeRAM which show very promising per-
formances at device level.
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6.2 Extension of the NVM exploration flow
In this thesis, the NVM exploration flow only supports evaluation of cache memory. As
part of the future works, this flow can be extended to explore MRAM at other level of
the memory hierarchy. For instance, [105] proposed a main memory simulator designed
to simulate emerging NVM at architecture level, which can be interfaced with the gem5
simulator.
Furthermore, a more generic NVM exploration flow could be investigated to evalu-
ate performance/energy/area of full multi-core architectures including MRAM into the
memory hierarchy. [106] developed McPAT, an integrated power, area, and timing mod-
eling framework for multi-threaded, multi-core, and manycore architectures. McPAT
includes models for the components of a complete chip multiprocessor, including in-
order and out-of-order processor cores, networks-on-chip, shared caches, and integrated
memory controllers. However, this framework does not include models for NVM tech-
nologies. As part of future work, one could integrate NVM circuit-level models such as
NVSim into McPAT. Thus, the impact of MRAM-based memory hierarchy on a complete
multi-core architecture can be estimated with more accuracy.
6.3 Non-volatile processor
Chapter 4 have demonstrated the possibility to save/restore a previous valid state (roll-
back) of a full 32-bit RISC processor running a full application. The rollback function
requires an additional memory (checkpoint memory) to save the contents of the main mem-
ory when creating a checkpoint. Further work is needed to estimate the size of the check-
point memory by running different applications.
Finally, an accurate evaluation of such a non-volatile processor using MRAM-based
registers would be to, first, analyze the energy consumption of a real MCU by running a
real application, second, go towards a silicon prototype to evaluate the speed/energy/area
overheads.
6.4 Security
In this thesis, evaluation of MRAM was restricted to the three metrics speed/energy/area
for comparison with SRAM. More metrics have to be considered if integration of MRAM
into SoCs is envisaged, such as endurance, reliability and security. The latter is particu-
larly challenging with the emergence of IoT. This section aims at showing a few perspec-
tives of exploring MRAM for security applications.
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6.4.1 Side-channel analysis
Within a security context, any potential source of information from the physical imple-
mentation of a cryptographic algorithm (i.e. algorithm to secure confidential data) is
called side channel. The most common used information for side-channel attacks are tim-
ing, power consumption and electromagnetic emission. The basic idea of side-channel
attacks is to retrieve the secret part of a cryptographic algorithm (i.e. the cipher key) by
analyzing the correlation between the leakage information and the processed data.
Side-channel attacks and countermeasures (i.e. techniques to reduce the vulnerability
of a system against attacks) have been deeply studied by the research community for the
case of CMOS-based cryptosystems using both SRAM and flash memories. As MRAM
might be part of future secure devices, possible future work is to explore the potential of
MRAM against side-channel attacks. Crocus technology has already proposed an innova-
tive secure function called the match-in-place (MIP) [4, 25] based on the MLU technology, a
specific implementation of the TAS-MRAM (Section 2.3.3). A first evaluation of the MLU
against side-channel attacks has been done in [107]. As another potential, MRAM is also
an actual good sensor to measure electromagnetic injections into a chip, and then it can
be used as an efficient countermeasure.
6.4.2 True Random number generator
Ability to generate random numbers is definitely useful for security applications since
random cryptographic keys could be generated to transmit data securely. Nowadays,
two kinds of random number generators (RNG) exist: pseudo-RNG (PRNG) and true
RNG (TRNG). PRNGs are implemented in software and use deterministic algorithms to
generate a sequence of random numbers. On the other hand, TRNGs are implemented in
hardware and use non-deterministic physical event. TRNGs are clearly more appreciated
for highly secure data encryption. A few solutions of TRNGs have been proposed using
ring oscillators, such as in [108, 109].
[110] have demonstrated through experiment the generation of random numbers us-
ing the STT-MRAM technology. The stochastic nature of STT switching [111] has been
used as a source of randomness to generate sequences of random numbers which have
passed the statistical test of NIST SP-800 with the appropriate pass rate. Thus, this results
are encouraging to devote more effort on the development of MRAM-based TRNGs.
6.4.3 Physically unclonable function
Physically unclonable functions (PUFs) are emerging primitives that are used for low-
cost authentication and secret key storage. Current solutions for such applications are
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the use of non-volatile memory (such as EEPROM1) or battery-backed SRAM combined
with hardware cryptographic operations. However, this approach is expensive, and both
area and power consuming. On the other hand, PUFs are based on simple digital circuits
which exploit the innate manufacturing variability of ICs to derive a secret information.
Since this variability is unique for each chip, PUFs can produce a unique signature, prac-
tically impossible to duplicate, for strong authentication. Thanks to the manufacturing
variability, PUFs can also generate a secure key from the physical characteristics of the
IC such as gate delay or threshold voltages. SRAM-based PUF is one of the most investi-
gated solutions, which uses the power-on state of the memory.
Because of its potential for low power and high density SoCs, MRAM could be an
attractive solution for PUF architectures. A few studies have already been done in [112,
113, 114], which showed the possibility to design MRAM-based PUFs.
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